nv50.c 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134
  1. /*
  2. * Copyright 2012 Red Hat Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. * Authors: Ben Skeggs
  23. */
  24. #include "priv.h"
  25. #include <core/gpuobj.h>
  26. #include <subdev/timer.h>
  27. #include <nvif/class.h>
  28. /*******************************************************************************
  29. * PMPEG context
  30. ******************************************************************************/
  31. static int
  32. nv50_mpeg_cclass_bind(struct nvkm_object *object, struct nvkm_gpuobj *parent,
  33. int align, struct nvkm_gpuobj **pgpuobj)
  34. {
  35. int ret = nvkm_gpuobj_new(object->engine->subdev.device, 128 * 4,
  36. align, true, parent, pgpuobj);
  37. if (ret == 0) {
  38. nvkm_kmap(*pgpuobj);
  39. nvkm_wo32(*pgpuobj, 0x70, 0x00801ec1);
  40. nvkm_wo32(*pgpuobj, 0x7c, 0x0000037c);
  41. nvkm_done(*pgpuobj);
  42. }
  43. return ret;
  44. }
  45. const struct nvkm_object_func
  46. nv50_mpeg_cclass = {
  47. .bind = nv50_mpeg_cclass_bind,
  48. };
  49. /*******************************************************************************
  50. * PMPEG engine/subdev functions
  51. ******************************************************************************/
  52. void
  53. nv50_mpeg_intr(struct nvkm_engine *mpeg)
  54. {
  55. struct nvkm_subdev *subdev = &mpeg->subdev;
  56. struct nvkm_device *device = subdev->device;
  57. u32 stat = nvkm_rd32(device, 0x00b100);
  58. u32 type = nvkm_rd32(device, 0x00b230);
  59. u32 mthd = nvkm_rd32(device, 0x00b234);
  60. u32 data = nvkm_rd32(device, 0x00b238);
  61. u32 show = stat;
  62. if (stat & 0x01000000) {
  63. /* happens on initial binding of the object */
  64. if (type == 0x00000020 && mthd == 0x0000) {
  65. nvkm_wr32(device, 0x00b308, 0x00000100);
  66. show &= ~0x01000000;
  67. }
  68. }
  69. if (show) {
  70. nvkm_info(subdev, "%08x %08x %08x %08x\n",
  71. stat, type, mthd, data);
  72. }
  73. nvkm_wr32(device, 0x00b100, stat);
  74. nvkm_wr32(device, 0x00b230, 0x00000001);
  75. }
  76. int
  77. nv50_mpeg_init(struct nvkm_engine *mpeg)
  78. {
  79. struct nvkm_subdev *subdev = &mpeg->subdev;
  80. struct nvkm_device *device = subdev->device;
  81. nvkm_wr32(device, 0x00b32c, 0x00000000);
  82. nvkm_wr32(device, 0x00b314, 0x00000100);
  83. nvkm_wr32(device, 0x00b0e0, 0x0000001a);
  84. nvkm_wr32(device, 0x00b220, 0x00000044);
  85. nvkm_wr32(device, 0x00b300, 0x00801ec1);
  86. nvkm_wr32(device, 0x00b390, 0x00000000);
  87. nvkm_wr32(device, 0x00b394, 0x00000000);
  88. nvkm_wr32(device, 0x00b398, 0x00000000);
  89. nvkm_mask(device, 0x00b32c, 0x00000001, 0x00000001);
  90. nvkm_wr32(device, 0x00b100, 0xffffffff);
  91. nvkm_wr32(device, 0x00b140, 0xffffffff);
  92. if (nvkm_msec(device, 2000,
  93. if (!(nvkm_rd32(device, 0x00b200) & 0x00000001))
  94. break;
  95. ) < 0) {
  96. nvkm_error(subdev, "timeout %08x\n",
  97. nvkm_rd32(device, 0x00b200));
  98. return -EBUSY;
  99. }
  100. return 0;
  101. }
  102. static const struct nvkm_engine_func
  103. nv50_mpeg = {
  104. .init = nv50_mpeg_init,
  105. .intr = nv50_mpeg_intr,
  106. .cclass = &nv50_mpeg_cclass,
  107. .sclass = {
  108. { -1, -1, NV31_MPEG, &nv31_mpeg_object },
  109. {}
  110. }
  111. };
  112. int
  113. nv50_mpeg_new(struct nvkm_device *device, int index, struct nvkm_engine **pmpeg)
  114. {
  115. return nvkm_engine_new_(&nv50_mpeg, device, index, true, pmpeg);
  116. }