hdagt215.c 2.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879
  1. /*
  2. * Copyright 2012 Red Hat Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. * Authors: Ben Skeggs
  23. */
  24. #include "nv50.h"
  25. #include "outp.h"
  26. #include <core/client.h>
  27. #include <subdev/timer.h>
  28. #include <nvif/cl5070.h>
  29. #include <nvif/unpack.h>
  30. int
  31. gt215_hda_eld(NV50_DISP_MTHD_V1)
  32. {
  33. struct nvkm_device *device = disp->base.engine.subdev.device;
  34. union {
  35. struct nv50_disp_sor_hda_eld_v0 v0;
  36. } *args = data;
  37. const u32 soff = outp->or * 0x800;
  38. int ret = -ENOSYS, i;
  39. nvif_ioctl(object, "disp sor hda eld size %d\n", size);
  40. if (!(ret = nvif_unpack(ret, &data, &size, args->v0, 0, 0, true))) {
  41. nvif_ioctl(object, "disp sor hda eld vers %d\n",
  42. args->v0.version);
  43. if (size > 0x60)
  44. return -E2BIG;
  45. } else
  46. return ret;
  47. if (size && args->v0.data[0]) {
  48. if (outp->info.type == DCB_OUTPUT_DP) {
  49. nvkm_mask(device, 0x61c1e0 + soff, 0x8000000d, 0x80000001);
  50. nvkm_msec(device, 2000,
  51. u32 tmp = nvkm_rd32(device, 0x61c1e0 + soff);
  52. if (!(tmp & 0x80000000))
  53. break;
  54. );
  55. }
  56. for (i = 0; i < size; i++)
  57. nvkm_wr32(device, 0x61c440 + soff, (i << 8) | args->v0.data[0]);
  58. for (; i < 0x60; i++)
  59. nvkm_wr32(device, 0x61c440 + soff, (i << 8));
  60. nvkm_mask(device, 0x61c448 + soff, 0x80000003, 0x80000003);
  61. } else {
  62. if (outp->info.type == DCB_OUTPUT_DP) {
  63. nvkm_mask(device, 0x61c1e0 + soff, 0x80000001, 0x80000000);
  64. nvkm_msec(device, 2000,
  65. u32 tmp = nvkm_rd32(device, 0x61c1e0 + soff);
  66. if (!(tmp & 0x80000000))
  67. break;
  68. );
  69. }
  70. nvkm_mask(device, 0x61c448 + soff, 0x80000003, 0x80000000 | !!size);
  71. }
  72. return 0;
  73. }