intel_opregion.c 31 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065
  1. /*
  2. * Copyright 2008 Intel Corporation <hong.liu@intel.com>
  3. * Copyright 2008 Red Hat <mjg@redhat.com>
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining
  6. * a copy of this software and associated documentation files (the
  7. * "Software"), to deal in the Software without restriction, including
  8. * without limitation the rights to use, copy, modify, merge, publish,
  9. * distribute, sub license, and/or sell copies of the Software, and to
  10. * permit persons to whom the Software is furnished to do so, subject to
  11. * the following conditions:
  12. *
  13. * The above copyright notice and this permission notice (including the
  14. * next paragraph) shall be included in all copies or substantial
  15. * portions of the Software.
  16. *
  17. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  18. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  19. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  20. * NON-INFRINGEMENT. IN NO EVENT SHALL INTEL AND/OR ITS SUPPLIERS BE
  21. * LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  22. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  23. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  24. * SOFTWARE.
  25. *
  26. */
  27. #include <linux/acpi.h>
  28. #include <linux/dmi.h>
  29. #include <acpi/video.h>
  30. #include <drm/drmP.h>
  31. #include <drm/i915_drm.h>
  32. #include "i915_drv.h"
  33. #include "intel_drv.h"
  34. #define OPREGION_HEADER_OFFSET 0
  35. #define OPREGION_ACPI_OFFSET 0x100
  36. #define ACPI_CLID 0x01ac /* current lid state indicator */
  37. #define ACPI_CDCK 0x01b0 /* current docking state indicator */
  38. #define OPREGION_SWSCI_OFFSET 0x200
  39. #define OPREGION_ASLE_OFFSET 0x300
  40. #define OPREGION_VBT_OFFSET 0x400
  41. #define OPREGION_ASLE_EXT_OFFSET 0x1C00
  42. #define OPREGION_SIGNATURE "IntelGraphicsMem"
  43. #define MBOX_ACPI (1<<0)
  44. #define MBOX_SWSCI (1<<1)
  45. #define MBOX_ASLE (1<<2)
  46. #define MBOX_ASLE_EXT (1<<4)
  47. struct opregion_header {
  48. u8 signature[16];
  49. u32 size;
  50. u32 opregion_ver;
  51. u8 bios_ver[32];
  52. u8 vbios_ver[16];
  53. u8 driver_ver[16];
  54. u32 mboxes;
  55. u32 driver_model;
  56. u32 pcon;
  57. u8 dver[32];
  58. u8 rsvd[124];
  59. } __packed;
  60. /* OpRegion mailbox #1: public ACPI methods */
  61. struct opregion_acpi {
  62. u32 drdy; /* driver readiness */
  63. u32 csts; /* notification status */
  64. u32 cevt; /* current event */
  65. u8 rsvd1[20];
  66. u32 didl[8]; /* supported display devices ID list */
  67. u32 cpdl[8]; /* currently presented display list */
  68. u32 cadl[8]; /* currently active display list */
  69. u32 nadl[8]; /* next active devices list */
  70. u32 aslp; /* ASL sleep time-out */
  71. u32 tidx; /* toggle table index */
  72. u32 chpd; /* current hotplug enable indicator */
  73. u32 clid; /* current lid state*/
  74. u32 cdck; /* current docking state */
  75. u32 sxsw; /* Sx state resume */
  76. u32 evts; /* ASL supported events */
  77. u32 cnot; /* current OS notification */
  78. u32 nrdy; /* driver status */
  79. u32 did2[7]; /* extended supported display devices ID list */
  80. u32 cpd2[7]; /* extended attached display devices list */
  81. u8 rsvd2[4];
  82. } __packed;
  83. /* OpRegion mailbox #2: SWSCI */
  84. struct opregion_swsci {
  85. u32 scic; /* SWSCI command|status|data */
  86. u32 parm; /* command parameters */
  87. u32 dslp; /* driver sleep time-out */
  88. u8 rsvd[244];
  89. } __packed;
  90. /* OpRegion mailbox #3: ASLE */
  91. struct opregion_asle {
  92. u32 ardy; /* driver readiness */
  93. u32 aslc; /* ASLE interrupt command */
  94. u32 tche; /* technology enabled indicator */
  95. u32 alsi; /* current ALS illuminance reading */
  96. u32 bclp; /* backlight brightness to set */
  97. u32 pfit; /* panel fitting state */
  98. u32 cblv; /* current brightness level */
  99. u16 bclm[20]; /* backlight level duty cycle mapping table */
  100. u32 cpfm; /* current panel fitting mode */
  101. u32 epfm; /* enabled panel fitting modes */
  102. u8 plut[74]; /* panel LUT and identifier */
  103. u32 pfmb; /* PWM freq and min brightness */
  104. u32 cddv; /* color correction default values */
  105. u32 pcft; /* power conservation features */
  106. u32 srot; /* supported rotation angles */
  107. u32 iuer; /* IUER events */
  108. u64 fdss;
  109. u32 fdsp;
  110. u32 stat;
  111. u64 rvda; /* Physical address of raw vbt data */
  112. u32 rvds; /* Size of raw vbt data */
  113. u8 rsvd[58];
  114. } __packed;
  115. /* OpRegion mailbox #5: ASLE ext */
  116. struct opregion_asle_ext {
  117. u32 phed; /* Panel Header */
  118. u8 bddc[256]; /* Panel EDID */
  119. u8 rsvd[764];
  120. } __packed;
  121. /* Driver readiness indicator */
  122. #define ASLE_ARDY_READY (1 << 0)
  123. #define ASLE_ARDY_NOT_READY (0 << 0)
  124. /* ASLE Interrupt Command (ASLC) bits */
  125. #define ASLC_SET_ALS_ILLUM (1 << 0)
  126. #define ASLC_SET_BACKLIGHT (1 << 1)
  127. #define ASLC_SET_PFIT (1 << 2)
  128. #define ASLC_SET_PWM_FREQ (1 << 3)
  129. #define ASLC_SUPPORTED_ROTATION_ANGLES (1 << 4)
  130. #define ASLC_BUTTON_ARRAY (1 << 5)
  131. #define ASLC_CONVERTIBLE_INDICATOR (1 << 6)
  132. #define ASLC_DOCKING_INDICATOR (1 << 7)
  133. #define ASLC_ISCT_STATE_CHANGE (1 << 8)
  134. #define ASLC_REQ_MSK 0x1ff
  135. /* response bits */
  136. #define ASLC_ALS_ILLUM_FAILED (1 << 10)
  137. #define ASLC_BACKLIGHT_FAILED (1 << 12)
  138. #define ASLC_PFIT_FAILED (1 << 14)
  139. #define ASLC_PWM_FREQ_FAILED (1 << 16)
  140. #define ASLC_ROTATION_ANGLES_FAILED (1 << 18)
  141. #define ASLC_BUTTON_ARRAY_FAILED (1 << 20)
  142. #define ASLC_CONVERTIBLE_FAILED (1 << 22)
  143. #define ASLC_DOCKING_FAILED (1 << 24)
  144. #define ASLC_ISCT_STATE_FAILED (1 << 26)
  145. /* Technology enabled indicator */
  146. #define ASLE_TCHE_ALS_EN (1 << 0)
  147. #define ASLE_TCHE_BLC_EN (1 << 1)
  148. #define ASLE_TCHE_PFIT_EN (1 << 2)
  149. #define ASLE_TCHE_PFMB_EN (1 << 3)
  150. /* ASLE backlight brightness to set */
  151. #define ASLE_BCLP_VALID (1<<31)
  152. #define ASLE_BCLP_MSK (~(1<<31))
  153. /* ASLE panel fitting request */
  154. #define ASLE_PFIT_VALID (1<<31)
  155. #define ASLE_PFIT_CENTER (1<<0)
  156. #define ASLE_PFIT_STRETCH_TEXT (1<<1)
  157. #define ASLE_PFIT_STRETCH_GFX (1<<2)
  158. /* PWM frequency and minimum brightness */
  159. #define ASLE_PFMB_BRIGHTNESS_MASK (0xff)
  160. #define ASLE_PFMB_BRIGHTNESS_VALID (1<<8)
  161. #define ASLE_PFMB_PWM_MASK (0x7ffffe00)
  162. #define ASLE_PFMB_PWM_VALID (1<<31)
  163. #define ASLE_CBLV_VALID (1<<31)
  164. /* IUER */
  165. #define ASLE_IUER_DOCKING (1 << 7)
  166. #define ASLE_IUER_CONVERTIBLE (1 << 6)
  167. #define ASLE_IUER_ROTATION_LOCK_BTN (1 << 4)
  168. #define ASLE_IUER_VOLUME_DOWN_BTN (1 << 3)
  169. #define ASLE_IUER_VOLUME_UP_BTN (1 << 2)
  170. #define ASLE_IUER_WINDOWS_BTN (1 << 1)
  171. #define ASLE_IUER_POWER_BTN (1 << 0)
  172. /* Software System Control Interrupt (SWSCI) */
  173. #define SWSCI_SCIC_INDICATOR (1 << 0)
  174. #define SWSCI_SCIC_MAIN_FUNCTION_SHIFT 1
  175. #define SWSCI_SCIC_MAIN_FUNCTION_MASK (0xf << 1)
  176. #define SWSCI_SCIC_SUB_FUNCTION_SHIFT 8
  177. #define SWSCI_SCIC_SUB_FUNCTION_MASK (0xff << 8)
  178. #define SWSCI_SCIC_EXIT_PARAMETER_SHIFT 8
  179. #define SWSCI_SCIC_EXIT_PARAMETER_MASK (0xff << 8)
  180. #define SWSCI_SCIC_EXIT_STATUS_SHIFT 5
  181. #define SWSCI_SCIC_EXIT_STATUS_MASK (7 << 5)
  182. #define SWSCI_SCIC_EXIT_STATUS_SUCCESS 1
  183. #define SWSCI_FUNCTION_CODE(main, sub) \
  184. ((main) << SWSCI_SCIC_MAIN_FUNCTION_SHIFT | \
  185. (sub) << SWSCI_SCIC_SUB_FUNCTION_SHIFT)
  186. /* SWSCI: Get BIOS Data (GBDA) */
  187. #define SWSCI_GBDA 4
  188. #define SWSCI_GBDA_SUPPORTED_CALLS SWSCI_FUNCTION_CODE(SWSCI_GBDA, 0)
  189. #define SWSCI_GBDA_REQUESTED_CALLBACKS SWSCI_FUNCTION_CODE(SWSCI_GBDA, 1)
  190. #define SWSCI_GBDA_BOOT_DISPLAY_PREF SWSCI_FUNCTION_CODE(SWSCI_GBDA, 4)
  191. #define SWSCI_GBDA_PANEL_DETAILS SWSCI_FUNCTION_CODE(SWSCI_GBDA, 5)
  192. #define SWSCI_GBDA_TV_STANDARD SWSCI_FUNCTION_CODE(SWSCI_GBDA, 6)
  193. #define SWSCI_GBDA_INTERNAL_GRAPHICS SWSCI_FUNCTION_CODE(SWSCI_GBDA, 7)
  194. #define SWSCI_GBDA_SPREAD_SPECTRUM SWSCI_FUNCTION_CODE(SWSCI_GBDA, 10)
  195. /* SWSCI: System BIOS Callbacks (SBCB) */
  196. #define SWSCI_SBCB 6
  197. #define SWSCI_SBCB_SUPPORTED_CALLBACKS SWSCI_FUNCTION_CODE(SWSCI_SBCB, 0)
  198. #define SWSCI_SBCB_INIT_COMPLETION SWSCI_FUNCTION_CODE(SWSCI_SBCB, 1)
  199. #define SWSCI_SBCB_PRE_HIRES_SET_MODE SWSCI_FUNCTION_CODE(SWSCI_SBCB, 3)
  200. #define SWSCI_SBCB_POST_HIRES_SET_MODE SWSCI_FUNCTION_CODE(SWSCI_SBCB, 4)
  201. #define SWSCI_SBCB_DISPLAY_SWITCH SWSCI_FUNCTION_CODE(SWSCI_SBCB, 5)
  202. #define SWSCI_SBCB_SET_TV_FORMAT SWSCI_FUNCTION_CODE(SWSCI_SBCB, 6)
  203. #define SWSCI_SBCB_ADAPTER_POWER_STATE SWSCI_FUNCTION_CODE(SWSCI_SBCB, 7)
  204. #define SWSCI_SBCB_DISPLAY_POWER_STATE SWSCI_FUNCTION_CODE(SWSCI_SBCB, 8)
  205. #define SWSCI_SBCB_SET_BOOT_DISPLAY SWSCI_FUNCTION_CODE(SWSCI_SBCB, 9)
  206. #define SWSCI_SBCB_SET_PANEL_DETAILS SWSCI_FUNCTION_CODE(SWSCI_SBCB, 10)
  207. #define SWSCI_SBCB_SET_INTERNAL_GFX SWSCI_FUNCTION_CODE(SWSCI_SBCB, 11)
  208. #define SWSCI_SBCB_POST_HIRES_TO_DOS_FS SWSCI_FUNCTION_CODE(SWSCI_SBCB, 16)
  209. #define SWSCI_SBCB_SUSPEND_RESUME SWSCI_FUNCTION_CODE(SWSCI_SBCB, 17)
  210. #define SWSCI_SBCB_SET_SPREAD_SPECTRUM SWSCI_FUNCTION_CODE(SWSCI_SBCB, 18)
  211. #define SWSCI_SBCB_POST_VBE_PM SWSCI_FUNCTION_CODE(SWSCI_SBCB, 19)
  212. #define SWSCI_SBCB_ENABLE_DISABLE_AUDIO SWSCI_FUNCTION_CODE(SWSCI_SBCB, 21)
  213. /*
  214. * ACPI Specification, Revision 5.0, Appendix B.3.2 _DOD (Enumerate All Devices
  215. * Attached to the Display Adapter).
  216. */
  217. #define ACPI_DISPLAY_INDEX_SHIFT 0
  218. #define ACPI_DISPLAY_INDEX_MASK (0xf << 0)
  219. #define ACPI_DISPLAY_PORT_ATTACHMENT_SHIFT 4
  220. #define ACPI_DISPLAY_PORT_ATTACHMENT_MASK (0xf << 4)
  221. #define ACPI_DISPLAY_TYPE_SHIFT 8
  222. #define ACPI_DISPLAY_TYPE_MASK (0xf << 8)
  223. #define ACPI_DISPLAY_TYPE_OTHER (0 << 8)
  224. #define ACPI_DISPLAY_TYPE_VGA (1 << 8)
  225. #define ACPI_DISPLAY_TYPE_TV (2 << 8)
  226. #define ACPI_DISPLAY_TYPE_EXTERNAL_DIGITAL (3 << 8)
  227. #define ACPI_DISPLAY_TYPE_INTERNAL_DIGITAL (4 << 8)
  228. #define ACPI_VENDOR_SPECIFIC_SHIFT 12
  229. #define ACPI_VENDOR_SPECIFIC_MASK (0xf << 12)
  230. #define ACPI_BIOS_CAN_DETECT (1 << 16)
  231. #define ACPI_DEPENDS_ON_VGA (1 << 17)
  232. #define ACPI_PIPE_ID_SHIFT 18
  233. #define ACPI_PIPE_ID_MASK (7 << 18)
  234. #define ACPI_DEVICE_ID_SCHEME (1 << 31)
  235. #define MAX_DSLP 1500
  236. static int swsci(struct drm_i915_private *dev_priv,
  237. u32 function, u32 parm, u32 *parm_out)
  238. {
  239. struct opregion_swsci *swsci = dev_priv->opregion.swsci;
  240. struct pci_dev *pdev = dev_priv->drm.pdev;
  241. u32 main_function, sub_function, scic;
  242. u16 swsci_val;
  243. u32 dslp;
  244. if (!swsci)
  245. return -ENODEV;
  246. main_function = (function & SWSCI_SCIC_MAIN_FUNCTION_MASK) >>
  247. SWSCI_SCIC_MAIN_FUNCTION_SHIFT;
  248. sub_function = (function & SWSCI_SCIC_SUB_FUNCTION_MASK) >>
  249. SWSCI_SCIC_SUB_FUNCTION_SHIFT;
  250. /* Check if we can call the function. See swsci_setup for details. */
  251. if (main_function == SWSCI_SBCB) {
  252. if ((dev_priv->opregion.swsci_sbcb_sub_functions &
  253. (1 << sub_function)) == 0)
  254. return -EINVAL;
  255. } else if (main_function == SWSCI_GBDA) {
  256. if ((dev_priv->opregion.swsci_gbda_sub_functions &
  257. (1 << sub_function)) == 0)
  258. return -EINVAL;
  259. }
  260. /* Driver sleep timeout in ms. */
  261. dslp = swsci->dslp;
  262. if (!dslp) {
  263. /* The spec says 2ms should be the default, but it's too small
  264. * for some machines. */
  265. dslp = 50;
  266. } else if (dslp > MAX_DSLP) {
  267. /* Hey bios, trust must be earned. */
  268. DRM_INFO_ONCE("ACPI BIOS requests an excessive sleep of %u ms, "
  269. "using %u ms instead\n", dslp, MAX_DSLP);
  270. dslp = MAX_DSLP;
  271. }
  272. /* The spec tells us to do this, but we are the only user... */
  273. scic = swsci->scic;
  274. if (scic & SWSCI_SCIC_INDICATOR) {
  275. DRM_DEBUG_DRIVER("SWSCI request already in progress\n");
  276. return -EBUSY;
  277. }
  278. scic = function | SWSCI_SCIC_INDICATOR;
  279. swsci->parm = parm;
  280. swsci->scic = scic;
  281. /* Ensure SCI event is selected and event trigger is cleared. */
  282. pci_read_config_word(pdev, SWSCI, &swsci_val);
  283. if (!(swsci_val & SWSCI_SCISEL) || (swsci_val & SWSCI_GSSCIE)) {
  284. swsci_val |= SWSCI_SCISEL;
  285. swsci_val &= ~SWSCI_GSSCIE;
  286. pci_write_config_word(pdev, SWSCI, swsci_val);
  287. }
  288. /* Use event trigger to tell bios to check the mail. */
  289. swsci_val |= SWSCI_GSSCIE;
  290. pci_write_config_word(pdev, SWSCI, swsci_val);
  291. /* Poll for the result. */
  292. #define C (((scic = swsci->scic) & SWSCI_SCIC_INDICATOR) == 0)
  293. if (wait_for(C, dslp)) {
  294. DRM_DEBUG_DRIVER("SWSCI request timed out\n");
  295. return -ETIMEDOUT;
  296. }
  297. scic = (scic & SWSCI_SCIC_EXIT_STATUS_MASK) >>
  298. SWSCI_SCIC_EXIT_STATUS_SHIFT;
  299. /* Note: scic == 0 is an error! */
  300. if (scic != SWSCI_SCIC_EXIT_STATUS_SUCCESS) {
  301. DRM_DEBUG_DRIVER("SWSCI request error %u\n", scic);
  302. return -EIO;
  303. }
  304. if (parm_out)
  305. *parm_out = swsci->parm;
  306. return 0;
  307. #undef C
  308. }
  309. #define DISPLAY_TYPE_CRT 0
  310. #define DISPLAY_TYPE_TV 1
  311. #define DISPLAY_TYPE_EXTERNAL_FLAT_PANEL 2
  312. #define DISPLAY_TYPE_INTERNAL_FLAT_PANEL 3
  313. int intel_opregion_notify_encoder(struct intel_encoder *intel_encoder,
  314. bool enable)
  315. {
  316. struct drm_i915_private *dev_priv = to_i915(intel_encoder->base.dev);
  317. u32 parm = 0;
  318. u32 type = 0;
  319. u32 port;
  320. /* don't care about old stuff for now */
  321. if (!HAS_DDI(dev_priv))
  322. return 0;
  323. if (intel_encoder->type == INTEL_OUTPUT_DSI)
  324. port = 0;
  325. else
  326. port = intel_ddi_get_encoder_port(intel_encoder);
  327. if (port == PORT_E) {
  328. port = 0;
  329. } else {
  330. parm |= 1 << port;
  331. port++;
  332. }
  333. if (!enable)
  334. parm |= 4 << 8;
  335. switch (intel_encoder->type) {
  336. case INTEL_OUTPUT_ANALOG:
  337. type = DISPLAY_TYPE_CRT;
  338. break;
  339. case INTEL_OUTPUT_UNKNOWN:
  340. case INTEL_OUTPUT_DP:
  341. case INTEL_OUTPUT_HDMI:
  342. case INTEL_OUTPUT_DP_MST:
  343. type = DISPLAY_TYPE_EXTERNAL_FLAT_PANEL;
  344. break;
  345. case INTEL_OUTPUT_EDP:
  346. case INTEL_OUTPUT_DSI:
  347. type = DISPLAY_TYPE_INTERNAL_FLAT_PANEL;
  348. break;
  349. default:
  350. WARN_ONCE(1, "unsupported intel_encoder type %d\n",
  351. intel_encoder->type);
  352. return -EINVAL;
  353. }
  354. parm |= type << (16 + port * 3);
  355. return swsci(dev_priv, SWSCI_SBCB_DISPLAY_POWER_STATE, parm, NULL);
  356. }
  357. static const struct {
  358. pci_power_t pci_power_state;
  359. u32 parm;
  360. } power_state_map[] = {
  361. { PCI_D0, 0x00 },
  362. { PCI_D1, 0x01 },
  363. { PCI_D2, 0x02 },
  364. { PCI_D3hot, 0x04 },
  365. { PCI_D3cold, 0x04 },
  366. };
  367. int intel_opregion_notify_adapter(struct drm_i915_private *dev_priv,
  368. pci_power_t state)
  369. {
  370. int i;
  371. if (!HAS_DDI(dev_priv))
  372. return 0;
  373. for (i = 0; i < ARRAY_SIZE(power_state_map); i++) {
  374. if (state == power_state_map[i].pci_power_state)
  375. return swsci(dev_priv, SWSCI_SBCB_ADAPTER_POWER_STATE,
  376. power_state_map[i].parm, NULL);
  377. }
  378. return -EINVAL;
  379. }
  380. static u32 asle_set_backlight(struct drm_i915_private *dev_priv, u32 bclp)
  381. {
  382. struct intel_connector *connector;
  383. struct opregion_asle *asle = dev_priv->opregion.asle;
  384. struct drm_device *dev = &dev_priv->drm;
  385. DRM_DEBUG_DRIVER("bclp = 0x%08x\n", bclp);
  386. if (acpi_video_get_backlight_type() == acpi_backlight_native) {
  387. DRM_DEBUG_KMS("opregion backlight request ignored\n");
  388. return 0;
  389. }
  390. if (!(bclp & ASLE_BCLP_VALID))
  391. return ASLC_BACKLIGHT_FAILED;
  392. bclp &= ASLE_BCLP_MSK;
  393. if (bclp > 255)
  394. return ASLC_BACKLIGHT_FAILED;
  395. drm_modeset_lock(&dev->mode_config.connection_mutex, NULL);
  396. /*
  397. * Update backlight on all connectors that support backlight (usually
  398. * only one).
  399. */
  400. DRM_DEBUG_KMS("updating opregion backlight %d/255\n", bclp);
  401. for_each_intel_connector(dev, connector)
  402. intel_panel_set_backlight_acpi(connector, bclp, 255);
  403. asle->cblv = DIV_ROUND_UP(bclp * 100, 255) | ASLE_CBLV_VALID;
  404. drm_modeset_unlock(&dev->mode_config.connection_mutex);
  405. return 0;
  406. }
  407. static u32 asle_set_als_illum(struct drm_i915_private *dev_priv, u32 alsi)
  408. {
  409. /* alsi is the current ALS reading in lux. 0 indicates below sensor
  410. range, 0xffff indicates above sensor range. 1-0xfffe are valid */
  411. DRM_DEBUG_DRIVER("Illum is not supported\n");
  412. return ASLC_ALS_ILLUM_FAILED;
  413. }
  414. static u32 asle_set_pwm_freq(struct drm_i915_private *dev_priv, u32 pfmb)
  415. {
  416. DRM_DEBUG_DRIVER("PWM freq is not supported\n");
  417. return ASLC_PWM_FREQ_FAILED;
  418. }
  419. static u32 asle_set_pfit(struct drm_i915_private *dev_priv, u32 pfit)
  420. {
  421. /* Panel fitting is currently controlled by the X code, so this is a
  422. noop until modesetting support works fully */
  423. DRM_DEBUG_DRIVER("Pfit is not supported\n");
  424. return ASLC_PFIT_FAILED;
  425. }
  426. static u32 asle_set_supported_rotation_angles(struct drm_i915_private *dev_priv, u32 srot)
  427. {
  428. DRM_DEBUG_DRIVER("SROT is not supported\n");
  429. return ASLC_ROTATION_ANGLES_FAILED;
  430. }
  431. static u32 asle_set_button_array(struct drm_i915_private *dev_priv, u32 iuer)
  432. {
  433. if (!iuer)
  434. DRM_DEBUG_DRIVER("Button array event is not supported (nothing)\n");
  435. if (iuer & ASLE_IUER_ROTATION_LOCK_BTN)
  436. DRM_DEBUG_DRIVER("Button array event is not supported (rotation lock)\n");
  437. if (iuer & ASLE_IUER_VOLUME_DOWN_BTN)
  438. DRM_DEBUG_DRIVER("Button array event is not supported (volume down)\n");
  439. if (iuer & ASLE_IUER_VOLUME_UP_BTN)
  440. DRM_DEBUG_DRIVER("Button array event is not supported (volume up)\n");
  441. if (iuer & ASLE_IUER_WINDOWS_BTN)
  442. DRM_DEBUG_DRIVER("Button array event is not supported (windows)\n");
  443. if (iuer & ASLE_IUER_POWER_BTN)
  444. DRM_DEBUG_DRIVER("Button array event is not supported (power)\n");
  445. return ASLC_BUTTON_ARRAY_FAILED;
  446. }
  447. static u32 asle_set_convertible(struct drm_i915_private *dev_priv, u32 iuer)
  448. {
  449. if (iuer & ASLE_IUER_CONVERTIBLE)
  450. DRM_DEBUG_DRIVER("Convertible is not supported (clamshell)\n");
  451. else
  452. DRM_DEBUG_DRIVER("Convertible is not supported (slate)\n");
  453. return ASLC_CONVERTIBLE_FAILED;
  454. }
  455. static u32 asle_set_docking(struct drm_i915_private *dev_priv, u32 iuer)
  456. {
  457. if (iuer & ASLE_IUER_DOCKING)
  458. DRM_DEBUG_DRIVER("Docking is not supported (docked)\n");
  459. else
  460. DRM_DEBUG_DRIVER("Docking is not supported (undocked)\n");
  461. return ASLC_DOCKING_FAILED;
  462. }
  463. static u32 asle_isct_state(struct drm_i915_private *dev_priv)
  464. {
  465. DRM_DEBUG_DRIVER("ISCT is not supported\n");
  466. return ASLC_ISCT_STATE_FAILED;
  467. }
  468. static void asle_work(struct work_struct *work)
  469. {
  470. struct intel_opregion *opregion =
  471. container_of(work, struct intel_opregion, asle_work);
  472. struct drm_i915_private *dev_priv =
  473. container_of(opregion, struct drm_i915_private, opregion);
  474. struct opregion_asle *asle = dev_priv->opregion.asle;
  475. u32 aslc_stat = 0;
  476. u32 aslc_req;
  477. if (!asle)
  478. return;
  479. aslc_req = asle->aslc;
  480. if (!(aslc_req & ASLC_REQ_MSK)) {
  481. DRM_DEBUG_DRIVER("No request on ASLC interrupt 0x%08x\n",
  482. aslc_req);
  483. return;
  484. }
  485. if (aslc_req & ASLC_SET_ALS_ILLUM)
  486. aslc_stat |= asle_set_als_illum(dev_priv, asle->alsi);
  487. if (aslc_req & ASLC_SET_BACKLIGHT)
  488. aslc_stat |= asle_set_backlight(dev_priv, asle->bclp);
  489. if (aslc_req & ASLC_SET_PFIT)
  490. aslc_stat |= asle_set_pfit(dev_priv, asle->pfit);
  491. if (aslc_req & ASLC_SET_PWM_FREQ)
  492. aslc_stat |= asle_set_pwm_freq(dev_priv, asle->pfmb);
  493. if (aslc_req & ASLC_SUPPORTED_ROTATION_ANGLES)
  494. aslc_stat |= asle_set_supported_rotation_angles(dev_priv,
  495. asle->srot);
  496. if (aslc_req & ASLC_BUTTON_ARRAY)
  497. aslc_stat |= asle_set_button_array(dev_priv, asle->iuer);
  498. if (aslc_req & ASLC_CONVERTIBLE_INDICATOR)
  499. aslc_stat |= asle_set_convertible(dev_priv, asle->iuer);
  500. if (aslc_req & ASLC_DOCKING_INDICATOR)
  501. aslc_stat |= asle_set_docking(dev_priv, asle->iuer);
  502. if (aslc_req & ASLC_ISCT_STATE_CHANGE)
  503. aslc_stat |= asle_isct_state(dev_priv);
  504. asle->aslc = aslc_stat;
  505. }
  506. void intel_opregion_asle_intr(struct drm_i915_private *dev_priv)
  507. {
  508. if (dev_priv->opregion.asle)
  509. schedule_work(&dev_priv->opregion.asle_work);
  510. }
  511. #define ACPI_EV_DISPLAY_SWITCH (1<<0)
  512. #define ACPI_EV_LID (1<<1)
  513. #define ACPI_EV_DOCK (1<<2)
  514. static struct intel_opregion *system_opregion;
  515. static int intel_opregion_video_event(struct notifier_block *nb,
  516. unsigned long val, void *data)
  517. {
  518. /* The only video events relevant to opregion are 0x80. These indicate
  519. either a docking event, lid switch or display switch request. In
  520. Linux, these are handled by the dock, button and video drivers.
  521. */
  522. struct acpi_bus_event *event = data;
  523. struct opregion_acpi *acpi;
  524. int ret = NOTIFY_OK;
  525. if (strcmp(event->device_class, ACPI_VIDEO_CLASS) != 0)
  526. return NOTIFY_DONE;
  527. if (!system_opregion)
  528. return NOTIFY_DONE;
  529. acpi = system_opregion->acpi;
  530. if (event->type == 0x80 && ((acpi->cevt & 1) == 0))
  531. ret = NOTIFY_BAD;
  532. acpi->csts = 0;
  533. return ret;
  534. }
  535. static struct notifier_block intel_opregion_notifier = {
  536. .notifier_call = intel_opregion_video_event,
  537. };
  538. /*
  539. * Initialise the DIDL field in opregion. This passes a list of devices to
  540. * the firmware. Values are defined by section B.4.2 of the ACPI specification
  541. * (version 3)
  542. */
  543. static void set_did(struct intel_opregion *opregion, int i, u32 val)
  544. {
  545. if (i < ARRAY_SIZE(opregion->acpi->didl)) {
  546. opregion->acpi->didl[i] = val;
  547. } else {
  548. i -= ARRAY_SIZE(opregion->acpi->didl);
  549. if (WARN_ON(i >= ARRAY_SIZE(opregion->acpi->did2)))
  550. return;
  551. opregion->acpi->did2[i] = val;
  552. }
  553. }
  554. static u32 acpi_display_type(struct intel_connector *connector)
  555. {
  556. u32 display_type;
  557. switch (connector->base.connector_type) {
  558. case DRM_MODE_CONNECTOR_VGA:
  559. case DRM_MODE_CONNECTOR_DVIA:
  560. display_type = ACPI_DISPLAY_TYPE_VGA;
  561. break;
  562. case DRM_MODE_CONNECTOR_Composite:
  563. case DRM_MODE_CONNECTOR_SVIDEO:
  564. case DRM_MODE_CONNECTOR_Component:
  565. case DRM_MODE_CONNECTOR_9PinDIN:
  566. case DRM_MODE_CONNECTOR_TV:
  567. display_type = ACPI_DISPLAY_TYPE_TV;
  568. break;
  569. case DRM_MODE_CONNECTOR_DVII:
  570. case DRM_MODE_CONNECTOR_DVID:
  571. case DRM_MODE_CONNECTOR_DisplayPort:
  572. case DRM_MODE_CONNECTOR_HDMIA:
  573. case DRM_MODE_CONNECTOR_HDMIB:
  574. display_type = ACPI_DISPLAY_TYPE_EXTERNAL_DIGITAL;
  575. break;
  576. case DRM_MODE_CONNECTOR_LVDS:
  577. case DRM_MODE_CONNECTOR_eDP:
  578. case DRM_MODE_CONNECTOR_DSI:
  579. display_type = ACPI_DISPLAY_TYPE_INTERNAL_DIGITAL;
  580. break;
  581. case DRM_MODE_CONNECTOR_Unknown:
  582. case DRM_MODE_CONNECTOR_VIRTUAL:
  583. display_type = ACPI_DISPLAY_TYPE_OTHER;
  584. break;
  585. default:
  586. MISSING_CASE(connector->base.connector_type);
  587. display_type = ACPI_DISPLAY_TYPE_OTHER;
  588. break;
  589. }
  590. return display_type;
  591. }
  592. static void intel_didl_outputs(struct drm_i915_private *dev_priv)
  593. {
  594. struct intel_opregion *opregion = &dev_priv->opregion;
  595. struct intel_connector *connector;
  596. int i = 0, max_outputs;
  597. int display_index[16] = {};
  598. /*
  599. * In theory, did2, the extended didl, gets added at opregion version
  600. * 3.0. In practice, however, we're supposed to set it for earlier
  601. * versions as well, since a BIOS that doesn't understand did2 should
  602. * not look at it anyway. Use a variable so we can tweak this if a need
  603. * arises later.
  604. */
  605. max_outputs = ARRAY_SIZE(opregion->acpi->didl) +
  606. ARRAY_SIZE(opregion->acpi->did2);
  607. for_each_intel_connector(&dev_priv->drm, connector) {
  608. u32 device_id, type;
  609. device_id = acpi_display_type(connector);
  610. /* Use display type specific display index. */
  611. type = (device_id & ACPI_DISPLAY_TYPE_MASK)
  612. >> ACPI_DISPLAY_TYPE_SHIFT;
  613. device_id |= display_index[type]++ << ACPI_DISPLAY_INDEX_SHIFT;
  614. connector->acpi_device_id = device_id;
  615. if (i < max_outputs)
  616. set_did(opregion, i, device_id);
  617. i++;
  618. }
  619. DRM_DEBUG_KMS("%d outputs detected\n", i);
  620. if (i > max_outputs)
  621. DRM_ERROR("More than %d outputs in connector list\n",
  622. max_outputs);
  623. /* If fewer than max outputs, the list must be null terminated */
  624. if (i < max_outputs)
  625. set_did(opregion, i, 0);
  626. }
  627. static void intel_setup_cadls(struct drm_i915_private *dev_priv)
  628. {
  629. struct intel_opregion *opregion = &dev_priv->opregion;
  630. struct intel_connector *connector;
  631. int i = 0;
  632. /*
  633. * Initialize the CADL field from the connector device ids. This is
  634. * essentially the same as copying from the DIDL. Technically, this is
  635. * not always correct as display outputs may exist, but not active. This
  636. * initialization is necessary for some Clevo laptops that check this
  637. * field before processing the brightness and display switching hotkeys.
  638. *
  639. * Note that internal panels should be at the front of the connector
  640. * list already, ensuring they're not left out.
  641. */
  642. for_each_intel_connector(&dev_priv->drm, connector) {
  643. if (i >= ARRAY_SIZE(opregion->acpi->cadl))
  644. break;
  645. opregion->acpi->cadl[i++] = connector->acpi_device_id;
  646. }
  647. /* If fewer than 8 active devices, the list must be null terminated */
  648. if (i < ARRAY_SIZE(opregion->acpi->cadl))
  649. opregion->acpi->cadl[i] = 0;
  650. }
  651. void intel_opregion_register(struct drm_i915_private *dev_priv)
  652. {
  653. struct intel_opregion *opregion = &dev_priv->opregion;
  654. if (!opregion->header)
  655. return;
  656. if (opregion->acpi) {
  657. intel_didl_outputs(dev_priv);
  658. intel_setup_cadls(dev_priv);
  659. /* Notify BIOS we are ready to handle ACPI video ext notifs.
  660. * Right now, all the events are handled by the ACPI video module.
  661. * We don't actually need to do anything with them. */
  662. opregion->acpi->csts = 0;
  663. opregion->acpi->drdy = 1;
  664. system_opregion = opregion;
  665. register_acpi_notifier(&intel_opregion_notifier);
  666. }
  667. if (opregion->asle) {
  668. opregion->asle->tche = ASLE_TCHE_BLC_EN;
  669. opregion->asle->ardy = ASLE_ARDY_READY;
  670. }
  671. }
  672. void intel_opregion_unregister(struct drm_i915_private *dev_priv)
  673. {
  674. struct intel_opregion *opregion = &dev_priv->opregion;
  675. if (!opregion->header)
  676. return;
  677. if (opregion->asle)
  678. opregion->asle->ardy = ASLE_ARDY_NOT_READY;
  679. cancel_work_sync(&dev_priv->opregion.asle_work);
  680. if (opregion->acpi) {
  681. opregion->acpi->drdy = 0;
  682. system_opregion = NULL;
  683. unregister_acpi_notifier(&intel_opregion_notifier);
  684. }
  685. /* just clear all opregion memory pointers now */
  686. memunmap(opregion->header);
  687. if (opregion->rvda) {
  688. memunmap(opregion->rvda);
  689. opregion->rvda = NULL;
  690. }
  691. opregion->header = NULL;
  692. opregion->acpi = NULL;
  693. opregion->swsci = NULL;
  694. opregion->asle = NULL;
  695. opregion->vbt = NULL;
  696. opregion->lid_state = NULL;
  697. }
  698. static void swsci_setup(struct drm_i915_private *dev_priv)
  699. {
  700. struct intel_opregion *opregion = &dev_priv->opregion;
  701. bool requested_callbacks = false;
  702. u32 tmp;
  703. /* Sub-function code 0 is okay, let's allow them. */
  704. opregion->swsci_gbda_sub_functions = 1;
  705. opregion->swsci_sbcb_sub_functions = 1;
  706. /* We use GBDA to ask for supported GBDA calls. */
  707. if (swsci(dev_priv, SWSCI_GBDA_SUPPORTED_CALLS, 0, &tmp) == 0) {
  708. /* make the bits match the sub-function codes */
  709. tmp <<= 1;
  710. opregion->swsci_gbda_sub_functions |= tmp;
  711. }
  712. /*
  713. * We also use GBDA to ask for _requested_ SBCB callbacks. The driver
  714. * must not call interfaces that are not specifically requested by the
  715. * bios.
  716. */
  717. if (swsci(dev_priv, SWSCI_GBDA_REQUESTED_CALLBACKS, 0, &tmp) == 0) {
  718. /* here, the bits already match sub-function codes */
  719. opregion->swsci_sbcb_sub_functions |= tmp;
  720. requested_callbacks = true;
  721. }
  722. /*
  723. * But we use SBCB to ask for _supported_ SBCB calls. This does not mean
  724. * the callback is _requested_. But we still can't call interfaces that
  725. * are not requested.
  726. */
  727. if (swsci(dev_priv, SWSCI_SBCB_SUPPORTED_CALLBACKS, 0, &tmp) == 0) {
  728. /* make the bits match the sub-function codes */
  729. u32 low = tmp & 0x7ff;
  730. u32 high = tmp & ~0xfff; /* bit 11 is reserved */
  731. tmp = (high << 4) | (low << 1) | 1;
  732. /* best guess what to do with supported wrt requested */
  733. if (requested_callbacks) {
  734. u32 req = opregion->swsci_sbcb_sub_functions;
  735. if ((req & tmp) != req)
  736. DRM_DEBUG_DRIVER("SWSCI BIOS requested (%08x) SBCB callbacks that are not supported (%08x)\n", req, tmp);
  737. /* XXX: for now, trust the requested callbacks */
  738. /* opregion->swsci_sbcb_sub_functions &= tmp; */
  739. } else {
  740. opregion->swsci_sbcb_sub_functions |= tmp;
  741. }
  742. }
  743. DRM_DEBUG_DRIVER("SWSCI GBDA callbacks %08x, SBCB callbacks %08x\n",
  744. opregion->swsci_gbda_sub_functions,
  745. opregion->swsci_sbcb_sub_functions);
  746. }
  747. static int intel_no_opregion_vbt_callback(const struct dmi_system_id *id)
  748. {
  749. DRM_DEBUG_KMS("Falling back to manually reading VBT from "
  750. "VBIOS ROM for %s\n", id->ident);
  751. return 1;
  752. }
  753. static const struct dmi_system_id intel_no_opregion_vbt[] = {
  754. {
  755. .callback = intel_no_opregion_vbt_callback,
  756. .ident = "ThinkCentre A57",
  757. .matches = {
  758. DMI_MATCH(DMI_SYS_VENDOR, "LENOVO"),
  759. DMI_MATCH(DMI_PRODUCT_NAME, "97027RG"),
  760. },
  761. },
  762. { }
  763. };
  764. int intel_opregion_setup(struct drm_i915_private *dev_priv)
  765. {
  766. struct intel_opregion *opregion = &dev_priv->opregion;
  767. struct pci_dev *pdev = dev_priv->drm.pdev;
  768. u32 asls, mboxes;
  769. char buf[sizeof(OPREGION_SIGNATURE)];
  770. int err = 0;
  771. void *base;
  772. BUILD_BUG_ON(sizeof(struct opregion_header) != 0x100);
  773. BUILD_BUG_ON(sizeof(struct opregion_acpi) != 0x100);
  774. BUILD_BUG_ON(sizeof(struct opregion_swsci) != 0x100);
  775. BUILD_BUG_ON(sizeof(struct opregion_asle) != 0x100);
  776. BUILD_BUG_ON(sizeof(struct opregion_asle_ext) != 0x400);
  777. pci_read_config_dword(pdev, ASLS, &asls);
  778. DRM_DEBUG_DRIVER("graphic opregion physical addr: 0x%x\n", asls);
  779. if (asls == 0) {
  780. DRM_DEBUG_DRIVER("ACPI OpRegion not supported!\n");
  781. return -ENOTSUPP;
  782. }
  783. INIT_WORK(&opregion->asle_work, asle_work);
  784. base = memremap(asls, OPREGION_SIZE, MEMREMAP_WB);
  785. if (!base)
  786. return -ENOMEM;
  787. memcpy(buf, base, sizeof(buf));
  788. if (memcmp(buf, OPREGION_SIGNATURE, 16)) {
  789. DRM_DEBUG_DRIVER("opregion signature mismatch\n");
  790. err = -EINVAL;
  791. goto err_out;
  792. }
  793. opregion->header = base;
  794. opregion->lid_state = base + ACPI_CLID;
  795. mboxes = opregion->header->mboxes;
  796. if (mboxes & MBOX_ACPI) {
  797. DRM_DEBUG_DRIVER("Public ACPI methods supported\n");
  798. opregion->acpi = base + OPREGION_ACPI_OFFSET;
  799. }
  800. if (mboxes & MBOX_SWSCI) {
  801. DRM_DEBUG_DRIVER("SWSCI supported\n");
  802. opregion->swsci = base + OPREGION_SWSCI_OFFSET;
  803. swsci_setup(dev_priv);
  804. }
  805. if (mboxes & MBOX_ASLE) {
  806. DRM_DEBUG_DRIVER("ASLE supported\n");
  807. opregion->asle = base + OPREGION_ASLE_OFFSET;
  808. opregion->asle->ardy = ASLE_ARDY_NOT_READY;
  809. }
  810. if (mboxes & MBOX_ASLE_EXT)
  811. DRM_DEBUG_DRIVER("ASLE extension supported\n");
  812. if (!dmi_check_system(intel_no_opregion_vbt)) {
  813. const void *vbt = NULL;
  814. u32 vbt_size = 0;
  815. if (opregion->header->opregion_ver >= 2 && opregion->asle &&
  816. opregion->asle->rvda && opregion->asle->rvds) {
  817. opregion->rvda = memremap(opregion->asle->rvda,
  818. opregion->asle->rvds,
  819. MEMREMAP_WB);
  820. vbt = opregion->rvda;
  821. vbt_size = opregion->asle->rvds;
  822. }
  823. if (intel_bios_is_valid_vbt(vbt, vbt_size)) {
  824. DRM_DEBUG_KMS("Found valid VBT in ACPI OpRegion (RVDA)\n");
  825. opregion->vbt = vbt;
  826. opregion->vbt_size = vbt_size;
  827. } else {
  828. vbt = base + OPREGION_VBT_OFFSET;
  829. vbt_size = OPREGION_ASLE_EXT_OFFSET - OPREGION_VBT_OFFSET;
  830. if (intel_bios_is_valid_vbt(vbt, vbt_size)) {
  831. DRM_DEBUG_KMS("Found valid VBT in ACPI OpRegion (Mailbox #4)\n");
  832. opregion->vbt = vbt;
  833. opregion->vbt_size = vbt_size;
  834. }
  835. }
  836. }
  837. return 0;
  838. err_out:
  839. memunmap(base);
  840. return err;
  841. }
  842. static int intel_use_opregion_panel_type_callback(const struct dmi_system_id *id)
  843. {
  844. DRM_INFO("Using panel type from OpRegion on %s\n", id->ident);
  845. return 1;
  846. }
  847. static const struct dmi_system_id intel_use_opregion_panel_type[] = {
  848. {
  849. .callback = intel_use_opregion_panel_type_callback,
  850. .ident = "Conrac GmbH IX45GM2",
  851. .matches = {DMI_MATCH(DMI_SYS_VENDOR, "Conrac GmbH"),
  852. DMI_MATCH(DMI_PRODUCT_NAME, "IX45GM2"),
  853. },
  854. },
  855. { }
  856. };
  857. int
  858. intel_opregion_get_panel_type(struct drm_i915_private *dev_priv)
  859. {
  860. u32 panel_details;
  861. int ret;
  862. ret = swsci(dev_priv, SWSCI_GBDA_PANEL_DETAILS, 0x0, &panel_details);
  863. if (ret) {
  864. DRM_DEBUG_KMS("Failed to get panel details from OpRegion (%d)\n",
  865. ret);
  866. return ret;
  867. }
  868. ret = (panel_details >> 8) & 0xff;
  869. if (ret > 0x10) {
  870. DRM_DEBUG_KMS("Invalid OpRegion panel type 0x%x\n", ret);
  871. return -EINVAL;
  872. }
  873. /* fall back to VBT panel type? */
  874. if (ret == 0x0) {
  875. DRM_DEBUG_KMS("No panel type in OpRegion\n");
  876. return -ENODEV;
  877. }
  878. /*
  879. * So far we know that some machined must use it, others must not use it.
  880. * There doesn't seem to be any way to determine which way to go, except
  881. * via a quirk list :(
  882. */
  883. if (!dmi_check_system(intel_use_opregion_panel_type)) {
  884. DRM_DEBUG_KMS("Ignoring OpRegion panel type (%d)\n", ret - 1);
  885. return -ENODEV;
  886. }
  887. /*
  888. * FIXME On Dell XPS 13 9350 the OpRegion panel type (0) gives us
  889. * low vswing for eDP, whereas the VBT panel type (2) gives us normal
  890. * vswing instead. Low vswing results in some display flickers, so
  891. * let's simply ignore the OpRegion panel type on SKL for now.
  892. */
  893. if (IS_SKYLAKE(dev_priv)) {
  894. DRM_DEBUG_KMS("Ignoring OpRegion panel type (%d)\n", ret - 1);
  895. return -ENODEV;
  896. }
  897. return ret - 1;
  898. }