processor.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433
  1. /*
  2. * Initial setup-routines for HP 9000 based hardware.
  3. *
  4. * Copyright (C) 1991, 1992, 1995 Linus Torvalds
  5. * Modifications for PA-RISC (C) 1999-2008 Helge Deller <deller@gmx.de>
  6. * Modifications copyright 1999 SuSE GmbH (Philipp Rumpf)
  7. * Modifications copyright 2000 Martin K. Petersen <mkp@mkp.net>
  8. * Modifications copyright 2000 Philipp Rumpf <prumpf@tux.org>
  9. * Modifications copyright 2001 Ryan Bradetich <rbradetich@uswest.net>
  10. *
  11. * Initial PA-RISC Version: 04-23-1999 by Helge Deller
  12. *
  13. * This program is free software; you can redistribute it and/or modify
  14. * it under the terms of the GNU General Public License as published by
  15. * the Free Software Foundation; either version 2, or (at your option)
  16. * any later version.
  17. *
  18. * This program is distributed in the hope that it will be useful,
  19. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  20. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  21. * GNU General Public License for more details.
  22. *
  23. * You should have received a copy of the GNU General Public License
  24. * along with this program; if not, write to the Free Software
  25. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  26. *
  27. */
  28. #include <linux/delay.h>
  29. #include <linux/init.h>
  30. #include <linux/mm.h>
  31. #include <linux/module.h>
  32. #include <linux/seq_file.h>
  33. #include <linux/slab.h>
  34. #include <linux/cpu.h>
  35. #include <asm/param.h>
  36. #include <asm/cache.h>
  37. #include <asm/hardware.h> /* for register_parisc_driver() stuff */
  38. #include <asm/processor.h>
  39. #include <asm/page.h>
  40. #include <asm/pdc.h>
  41. #include <asm/pdcpat.h>
  42. #include <asm/irq.h> /* for struct irq_region */
  43. #include <asm/parisc-device.h>
  44. struct system_cpuinfo_parisc boot_cpu_data __read_mostly;
  45. EXPORT_SYMBOL(boot_cpu_data);
  46. #ifdef CONFIG_PA8X00
  47. int _parisc_requires_coherency __read_mostly;
  48. EXPORT_SYMBOL(_parisc_requires_coherency);
  49. #endif
  50. DEFINE_PER_CPU(struct cpuinfo_parisc, cpu_data);
  51. /*
  52. ** PARISC CPU driver - claim "device" and initialize CPU data structures.
  53. **
  54. ** Consolidate per CPU initialization into (mostly) one module.
  55. ** Monarch CPU will initialize boot_cpu_data which shouldn't
  56. ** change once the system has booted.
  57. **
  58. ** The callback *should* do per-instance initialization of
  59. ** everything including the monarch. "Per CPU" init code in
  60. ** setup.c:start_parisc() has migrated here and start_parisc()
  61. ** will call register_parisc_driver(&cpu_driver) before calling do_inventory().
  62. **
  63. ** The goal of consolidating CPU initialization into one place is
  64. ** to make sure all CPUs get initialized the same way.
  65. ** The code path not shared is how PDC hands control of the CPU to the OS.
  66. ** The initialization of OS data structures is the same (done below).
  67. */
  68. /**
  69. * init_cpu_profiler - enable/setup per cpu profiling hooks.
  70. * @cpunum: The processor instance.
  71. *
  72. * FIXME: doesn't do much yet...
  73. */
  74. static void
  75. init_percpu_prof(unsigned long cpunum)
  76. {
  77. }
  78. /**
  79. * processor_probe - Determine if processor driver should claim this device.
  80. * @dev: The device which has been found.
  81. *
  82. * Determine if processor driver should claim this chip (return 0) or not
  83. * (return 1). If so, initialize the chip and tell other partners in crime
  84. * they have work to do.
  85. */
  86. static int processor_probe(struct parisc_device *dev)
  87. {
  88. unsigned long txn_addr;
  89. unsigned long cpuid;
  90. struct cpuinfo_parisc *p;
  91. struct pdc_pat_cpu_num cpu_info __maybe_unused;
  92. #ifdef CONFIG_SMP
  93. if (num_online_cpus() >= nr_cpu_ids) {
  94. printk(KERN_INFO "num_online_cpus() >= nr_cpu_ids\n");
  95. return 1;
  96. }
  97. #else
  98. if (boot_cpu_data.cpu_count > 0) {
  99. printk(KERN_INFO "CONFIG_SMP=n ignoring additional CPUs\n");
  100. return 1;
  101. }
  102. #endif
  103. /* logical CPU ID and update global counter
  104. * May get overwritten by PAT code.
  105. */
  106. cpuid = boot_cpu_data.cpu_count;
  107. txn_addr = dev->hpa.start; /* for legacy PDC */
  108. #ifdef CONFIG_64BIT
  109. if (is_pdc_pat()) {
  110. ulong status;
  111. unsigned long bytecnt;
  112. pdc_pat_cell_mod_maddr_block_t *pa_pdc_cell;
  113. pa_pdc_cell = kmalloc(sizeof (*pa_pdc_cell), GFP_KERNEL);
  114. if (!pa_pdc_cell)
  115. panic("couldn't allocate memory for PDC_PAT_CELL!");
  116. status = pdc_pat_cell_module(&bytecnt, dev->pcell_loc,
  117. dev->mod_index, PA_VIEW, pa_pdc_cell);
  118. BUG_ON(PDC_OK != status);
  119. /* verify it's the same as what do_pat_inventory() found */
  120. BUG_ON(dev->mod_info != pa_pdc_cell->mod_info);
  121. BUG_ON(dev->pmod_loc != pa_pdc_cell->mod_location);
  122. txn_addr = pa_pdc_cell->mod[0]; /* id_eid for IO sapic */
  123. kfree(pa_pdc_cell);
  124. /* get the cpu number */
  125. status = pdc_pat_cpu_get_number(&cpu_info, dev->hpa.start);
  126. BUG_ON(PDC_OK != status);
  127. pr_info("Logical CPU #%lu is physical cpu #%lu at location "
  128. "0x%lx with hpa %pa\n",
  129. cpuid, cpu_info.cpu_num, cpu_info.cpu_loc,
  130. &dev->hpa.start);
  131. #undef USE_PAT_CPUID
  132. #ifdef USE_PAT_CPUID
  133. /* We need contiguous numbers for cpuid. Firmware's notion
  134. * of cpuid is for physical CPUs and we just don't care yet.
  135. * We'll care when we need to query PAT PDC about a CPU *after*
  136. * boot time (ie shutdown a CPU from an OS perspective).
  137. */
  138. if (cpu_info.cpu_num >= NR_CPUS) {
  139. printk(KERN_WARNING "IGNORING CPU at %pa,"
  140. " cpu_slot_id > NR_CPUS"
  141. " (%ld > %d)\n",
  142. &dev->hpa.start, cpu_info.cpu_num, NR_CPUS);
  143. /* Ignore CPU since it will only crash */
  144. boot_cpu_data.cpu_count--;
  145. return 1;
  146. } else {
  147. cpuid = cpu_info.cpu_num;
  148. }
  149. #endif
  150. }
  151. #endif
  152. p = &per_cpu(cpu_data, cpuid);
  153. boot_cpu_data.cpu_count++;
  154. /* initialize counters - CPU 0 gets it_value set in time_init() */
  155. if (cpuid)
  156. memset(p, 0, sizeof(struct cpuinfo_parisc));
  157. p->loops_per_jiffy = loops_per_jiffy;
  158. p->dev = dev; /* Save IODC data in case we need it */
  159. p->hpa = dev->hpa.start; /* save CPU hpa */
  160. p->cpuid = cpuid; /* save CPU id */
  161. p->txn_addr = txn_addr; /* save CPU IRQ address */
  162. #ifdef CONFIG_SMP
  163. /*
  164. ** FIXME: review if any other initialization is clobbered
  165. ** for boot_cpu by the above memset().
  166. */
  167. init_percpu_prof(cpuid);
  168. #endif
  169. /*
  170. ** CONFIG_SMP: init_smp_config() will attempt to get CPUs into
  171. ** OS control. RENDEZVOUS is the default state - see mem_set above.
  172. ** p->state = STATE_RENDEZVOUS;
  173. */
  174. #if 0
  175. /* CPU 0 IRQ table is statically allocated/initialized */
  176. if (cpuid) {
  177. struct irqaction actions[];
  178. /*
  179. ** itimer and ipi IRQ handlers are statically initialized in
  180. ** arch/parisc/kernel/irq.c. ie Don't need to register them.
  181. */
  182. actions = kmalloc(sizeof(struct irqaction)*MAX_CPU_IRQ, GFP_ATOMIC);
  183. if (!actions) {
  184. /* not getting it's own table, share with monarch */
  185. actions = cpu_irq_actions[0];
  186. }
  187. cpu_irq_actions[cpuid] = actions;
  188. }
  189. #endif
  190. /*
  191. * Bring this CPU up now! (ignore bootstrap cpuid == 0)
  192. */
  193. #ifdef CONFIG_SMP
  194. if (cpuid) {
  195. set_cpu_present(cpuid, true);
  196. cpu_up(cpuid);
  197. }
  198. #endif
  199. return 0;
  200. }
  201. /**
  202. * collect_boot_cpu_data - Fill the boot_cpu_data structure.
  203. *
  204. * This function collects and stores the generic processor information
  205. * in the boot_cpu_data structure.
  206. */
  207. void __init collect_boot_cpu_data(void)
  208. {
  209. memset(&boot_cpu_data, 0, sizeof(boot_cpu_data));
  210. boot_cpu_data.cpu_hz = 100 * PAGE0->mem_10msec; /* Hz of this PARISC */
  211. /* get CPU-Model Information... */
  212. #define p ((unsigned long *)&boot_cpu_data.pdc.model)
  213. if (pdc_model_info(&boot_cpu_data.pdc.model) == PDC_OK)
  214. printk(KERN_INFO
  215. "model %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n",
  216. p[0], p[1], p[2], p[3], p[4], p[5], p[6], p[7], p[8]);
  217. #undef p
  218. if (pdc_model_versions(&boot_cpu_data.pdc.versions, 0) == PDC_OK)
  219. printk(KERN_INFO "vers %08lx\n",
  220. boot_cpu_data.pdc.versions);
  221. if (pdc_model_cpuid(&boot_cpu_data.pdc.cpuid) == PDC_OK)
  222. printk(KERN_INFO "CPUID vers %ld rev %ld (0x%08lx)\n",
  223. (boot_cpu_data.pdc.cpuid >> 5) & 127,
  224. boot_cpu_data.pdc.cpuid & 31,
  225. boot_cpu_data.pdc.cpuid);
  226. if (pdc_model_capabilities(&boot_cpu_data.pdc.capabilities) == PDC_OK)
  227. printk(KERN_INFO "capabilities 0x%lx\n",
  228. boot_cpu_data.pdc.capabilities);
  229. if (pdc_model_sysmodel(boot_cpu_data.pdc.sys_model_name) == PDC_OK)
  230. printk(KERN_INFO "model %s\n",
  231. boot_cpu_data.pdc.sys_model_name);
  232. boot_cpu_data.hversion = boot_cpu_data.pdc.model.hversion;
  233. boot_cpu_data.sversion = boot_cpu_data.pdc.model.sversion;
  234. boot_cpu_data.cpu_type = parisc_get_cpu_type(boot_cpu_data.hversion);
  235. boot_cpu_data.cpu_name = cpu_name_version[boot_cpu_data.cpu_type][0];
  236. boot_cpu_data.family_name = cpu_name_version[boot_cpu_data.cpu_type][1];
  237. #ifdef CONFIG_PA8X00
  238. _parisc_requires_coherency = (boot_cpu_data.cpu_type == mako) ||
  239. (boot_cpu_data.cpu_type == mako2);
  240. #endif
  241. }
  242. /**
  243. * init_per_cpu - Handle individual processor initializations.
  244. * @cpunum: logical processor number.
  245. *
  246. * This function handles initialization for *every* CPU
  247. * in the system:
  248. *
  249. * o Set "default" CPU width for trap handlers
  250. *
  251. * o Enable FP coprocessor
  252. * REVISIT: this could be done in the "code 22" trap handler.
  253. * (frowands idea - that way we know which processes need FP
  254. * registers saved on the interrupt stack.)
  255. * NEWS FLASH: wide kernels need FP coprocessor enabled to handle
  256. * formatted printing of %lx for example (double divides I think)
  257. *
  258. * o Enable CPU profiling hooks.
  259. */
  260. int init_per_cpu(int cpunum)
  261. {
  262. int ret;
  263. struct pdc_coproc_cfg coproc_cfg;
  264. set_firmware_width();
  265. ret = pdc_coproc_cfg(&coproc_cfg);
  266. if(ret >= 0 && coproc_cfg.ccr_functional) {
  267. mtctl(coproc_cfg.ccr_functional, 10); /* 10 == Coprocessor Control Reg */
  268. /* FWIW, FP rev/model is a more accurate way to determine
  269. ** CPU type. CPU rev/model has some ambiguous cases.
  270. */
  271. per_cpu(cpu_data, cpunum).fp_rev = coproc_cfg.revision;
  272. per_cpu(cpu_data, cpunum).fp_model = coproc_cfg.model;
  273. if (cpunum == 0)
  274. printk(KERN_INFO "FP[%d] enabled: Rev %ld Model %ld\n",
  275. cpunum, coproc_cfg.revision, coproc_cfg.model);
  276. /*
  277. ** store status register to stack (hopefully aligned)
  278. ** and clear the T-bit.
  279. */
  280. asm volatile ("fstd %fr0,8(%sp)");
  281. } else {
  282. printk(KERN_WARNING "WARNING: No FP CoProcessor?!"
  283. " (coproc_cfg.ccr_functional == 0x%lx, expected 0xc0)\n"
  284. #ifdef CONFIG_64BIT
  285. "Halting Machine - FP required\n"
  286. #endif
  287. , coproc_cfg.ccr_functional);
  288. #ifdef CONFIG_64BIT
  289. mdelay(100); /* previous chars get pushed to console */
  290. panic("FP CoProc not reported");
  291. #endif
  292. }
  293. /* FUTURE: Enable Performance Monitor : ccr bit 0x20 */
  294. init_percpu_prof(cpunum);
  295. return ret;
  296. }
  297. /*
  298. * Display CPU info for all CPUs.
  299. */
  300. int
  301. show_cpuinfo (struct seq_file *m, void *v)
  302. {
  303. unsigned long cpu;
  304. for_each_online_cpu(cpu) {
  305. const struct cpuinfo_parisc *cpuinfo = &per_cpu(cpu_data, cpu);
  306. #ifdef CONFIG_SMP
  307. if (0 == cpuinfo->hpa)
  308. continue;
  309. #endif
  310. seq_printf(m, "processor\t: %lu\n"
  311. "cpu family\t: PA-RISC %s\n",
  312. cpu, boot_cpu_data.family_name);
  313. seq_printf(m, "cpu\t\t: %s\n", boot_cpu_data.cpu_name );
  314. /* cpu MHz */
  315. seq_printf(m, "cpu MHz\t\t: %d.%06d\n",
  316. boot_cpu_data.cpu_hz / 1000000,
  317. boot_cpu_data.cpu_hz % 1000000 );
  318. seq_printf(m, "capabilities\t:");
  319. if (boot_cpu_data.pdc.capabilities & PDC_MODEL_OS32)
  320. seq_puts(m, " os32");
  321. if (boot_cpu_data.pdc.capabilities & PDC_MODEL_OS64)
  322. seq_puts(m, " os64");
  323. if (boot_cpu_data.pdc.capabilities & PDC_MODEL_IOPDIR_FDC)
  324. seq_puts(m, " iopdir_fdc");
  325. switch (boot_cpu_data.pdc.capabilities & PDC_MODEL_NVA_MASK) {
  326. case PDC_MODEL_NVA_SUPPORTED:
  327. seq_puts(m, " nva_supported");
  328. break;
  329. case PDC_MODEL_NVA_SLOW:
  330. seq_puts(m, " nva_slow");
  331. break;
  332. case PDC_MODEL_NVA_UNSUPPORTED:
  333. seq_puts(m, " needs_equivalent_aliasing");
  334. break;
  335. }
  336. seq_printf(m, " (0x%02lx)\n", boot_cpu_data.pdc.capabilities);
  337. seq_printf(m, "model\t\t: %s\n"
  338. "model name\t: %s\n",
  339. boot_cpu_data.pdc.sys_model_name,
  340. cpuinfo->dev ?
  341. cpuinfo->dev->name : "Unknown");
  342. seq_printf(m, "hversion\t: 0x%08x\n"
  343. "sversion\t: 0x%08x\n",
  344. boot_cpu_data.hversion,
  345. boot_cpu_data.sversion );
  346. /* print cachesize info */
  347. show_cache_info(m);
  348. seq_printf(m, "bogomips\t: %lu.%02lu\n",
  349. cpuinfo->loops_per_jiffy / (500000 / HZ),
  350. (cpuinfo->loops_per_jiffy / (5000 / HZ)) % 100);
  351. seq_printf(m, "software id\t: %ld\n\n",
  352. boot_cpu_data.pdc.model.sw_id);
  353. }
  354. return 0;
  355. }
  356. static const struct parisc_device_id processor_tbl[] = {
  357. { HPHW_NPROC, HVERSION_REV_ANY_ID, HVERSION_ANY_ID, SVERSION_ANY_ID },
  358. { 0, }
  359. };
  360. static struct parisc_driver cpu_driver = {
  361. .name = "CPU",
  362. .id_table = processor_tbl,
  363. .probe = processor_probe
  364. };
  365. /**
  366. * processor_init - Processor initialization procedure.
  367. *
  368. * Register this driver.
  369. */
  370. void __init processor_init(void)
  371. {
  372. register_parisc_driver(&cpu_driver);
  373. }