arch_timer.h 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160
  1. /*
  2. * arch/arm64/include/asm/arch_timer.h
  3. *
  4. * Copyright (C) 2012 ARM Ltd.
  5. * Author: Marc Zyngier <marc.zyngier@arm.com>
  6. *
  7. * This program is free software: you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program. If not, see <http://www.gnu.org/licenses/>.
  18. */
  19. #ifndef __ASM_ARCH_TIMER_H
  20. #define __ASM_ARCH_TIMER_H
  21. #include <asm/barrier.h>
  22. #include <asm/sysreg.h>
  23. #include <linux/bug.h>
  24. #include <linux/init.h>
  25. #include <linux/jump_label.h>
  26. #include <linux/types.h>
  27. #include <clocksource/arm_arch_timer.h>
  28. #if IS_ENABLED(CONFIG_FSL_ERRATUM_A008585)
  29. extern struct static_key_false arch_timer_read_ool_enabled;
  30. #define needs_fsl_a008585_workaround() \
  31. static_branch_unlikely(&arch_timer_read_ool_enabled)
  32. #else
  33. #define needs_fsl_a008585_workaround() false
  34. #endif
  35. u32 __fsl_a008585_read_cntp_tval_el0(void);
  36. u32 __fsl_a008585_read_cntv_tval_el0(void);
  37. u64 __fsl_a008585_read_cntvct_el0(void);
  38. /*
  39. * The number of retries is an arbitrary value well beyond the highest number
  40. * of iterations the loop has been observed to take.
  41. */
  42. #define __fsl_a008585_read_reg(reg) ({ \
  43. u64 _old, _new; \
  44. int _retries = 200; \
  45. \
  46. do { \
  47. _old = read_sysreg(reg); \
  48. _new = read_sysreg(reg); \
  49. _retries--; \
  50. } while (unlikely(_old != _new) && _retries); \
  51. \
  52. WARN_ON_ONCE(!_retries); \
  53. _new; \
  54. })
  55. #define arch_timer_reg_read_stable(reg) \
  56. ({ \
  57. u64 _val; \
  58. if (needs_fsl_a008585_workaround()) \
  59. _val = __fsl_a008585_read_##reg(); \
  60. else \
  61. _val = read_sysreg(reg); \
  62. _val; \
  63. })
  64. /*
  65. * These register accessors are marked inline so the compiler can
  66. * nicely work out which register we want, and chuck away the rest of
  67. * the code.
  68. */
  69. static __always_inline
  70. void arch_timer_reg_write_cp15(int access, enum arch_timer_reg reg, u32 val)
  71. {
  72. if (access == ARCH_TIMER_PHYS_ACCESS) {
  73. switch (reg) {
  74. case ARCH_TIMER_REG_CTRL:
  75. write_sysreg(val, cntp_ctl_el0);
  76. break;
  77. case ARCH_TIMER_REG_TVAL:
  78. write_sysreg(val, cntp_tval_el0);
  79. break;
  80. }
  81. } else if (access == ARCH_TIMER_VIRT_ACCESS) {
  82. switch (reg) {
  83. case ARCH_TIMER_REG_CTRL:
  84. write_sysreg(val, cntv_ctl_el0);
  85. break;
  86. case ARCH_TIMER_REG_TVAL:
  87. write_sysreg(val, cntv_tval_el0);
  88. break;
  89. }
  90. }
  91. isb();
  92. }
  93. static __always_inline
  94. u32 arch_timer_reg_read_cp15(int access, enum arch_timer_reg reg)
  95. {
  96. if (access == ARCH_TIMER_PHYS_ACCESS) {
  97. switch (reg) {
  98. case ARCH_TIMER_REG_CTRL:
  99. return read_sysreg(cntp_ctl_el0);
  100. case ARCH_TIMER_REG_TVAL:
  101. return arch_timer_reg_read_stable(cntp_tval_el0);
  102. }
  103. } else if (access == ARCH_TIMER_VIRT_ACCESS) {
  104. switch (reg) {
  105. case ARCH_TIMER_REG_CTRL:
  106. return read_sysreg(cntv_ctl_el0);
  107. case ARCH_TIMER_REG_TVAL:
  108. return arch_timer_reg_read_stable(cntv_tval_el0);
  109. }
  110. }
  111. BUG();
  112. }
  113. static inline u32 arch_timer_get_cntfrq(void)
  114. {
  115. return read_sysreg(cntfrq_el0);
  116. }
  117. static inline u32 arch_timer_get_cntkctl(void)
  118. {
  119. return read_sysreg(cntkctl_el1);
  120. }
  121. static inline void arch_timer_set_cntkctl(u32 cntkctl)
  122. {
  123. write_sysreg(cntkctl, cntkctl_el1);
  124. }
  125. static inline u64 arch_counter_get_cntpct(void)
  126. {
  127. /*
  128. * AArch64 kernel and user space mandate the use of CNTVCT.
  129. */
  130. BUG();
  131. return 0;
  132. }
  133. static inline u64 arch_counter_get_cntvct(void)
  134. {
  135. isb();
  136. return arch_timer_reg_read_stable(cntvct_el0);
  137. }
  138. static inline int arch_timer_arch_init(void)
  139. {
  140. return 0;
  141. }
  142. #endif