fsl-ls1043a-rdb.dts 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141
  1. /*
  2. * Device Tree Include file for Freescale Layerscape-1043A family SoC.
  3. *
  4. * Copyright 2014-2015, Freescale Semiconductor
  5. *
  6. * Mingkai Hu <Mingkai.hu@freescale.com>
  7. *
  8. * This file is dual-licensed: you can use it either under the terms
  9. * of the GPLv2 or the X11 license, at your option. Note that this dual
  10. * licensing only applies to this file, and not this project as a
  11. * whole.
  12. *
  13. * a) This library is free software; you can redistribute it and/or
  14. * modify it under the terms of the GNU General Public License as
  15. * published by the Free Software Foundation; either version 2 of the
  16. * License, or (at your option) any later version.
  17. *
  18. * This library is distributed in the hope that it will be useful,
  19. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  20. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  21. * GNU General Public License for more details.
  22. *
  23. * Or, alternatively,
  24. *
  25. * b) Permission is hereby granted, free of charge, to any person
  26. * obtaining a copy of this software and associated documentation
  27. * files (the "Software"), to deal in the Software without
  28. * restriction, including without limitation the rights to use,
  29. * copy, modify, merge, publish, distribute, sublicense, and/or
  30. * sell copies of the Software, and to permit persons to whom the
  31. * Software is furnished to do so, subject to the following
  32. * conditions:
  33. *
  34. * The above copyright notice and this permission notice shall be
  35. * included in all copies or substantial portions of the Software.
  36. *
  37. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  38. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
  39. * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  40. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
  41. * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
  42. * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  43. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  44. * OTHER DEALINGS IN THE SOFTWARE.
  45. */
  46. /dts-v1/;
  47. #include "fsl-ls1043a.dtsi"
  48. / {
  49. model = "LS1043A RDB Board";
  50. aliases {
  51. crypto = &crypto;
  52. serial0 = &duart0;
  53. serial1 = &duart1;
  54. serial2 = &duart2;
  55. serial3 = &duart3;
  56. };
  57. chosen {
  58. stdout-path = "serial0:115200n8";
  59. };
  60. };
  61. &i2c0 {
  62. status = "okay";
  63. ina220@40 {
  64. compatible = "ti,ina220";
  65. reg = <0x40>;
  66. shunt-resistor = <1000>;
  67. };
  68. adt7461a@4c {
  69. compatible = "adi,adt7461";
  70. reg = <0x4c>;
  71. };
  72. eeprom@52 {
  73. compatible = "at24,24c512";
  74. reg = <0x52>;
  75. };
  76. eeprom@53 {
  77. compatible = "at24,24c512";
  78. reg = <0x53>;
  79. };
  80. rtc@68 {
  81. compatible = "pericom,pt7c4338";
  82. reg = <0x68>;
  83. };
  84. };
  85. &ifc {
  86. status = "okay";
  87. #address-cells = <2>;
  88. #size-cells = <1>;
  89. /* NOR, NAND Flashes and FPGA on board */
  90. ranges = <0x0 0x0 0x0 0x60000000 0x08000000
  91. 0x1 0x0 0x0 0x7e800000 0x00010000
  92. 0x2 0x0 0x0 0x7fb00000 0x00000100>;
  93. nor@0,0 {
  94. compatible = "cfi-flash";
  95. #address-cells = <1>;
  96. #size-cells = <1>;
  97. reg = <0x0 0x0 0x8000000>;
  98. bank-width = <2>;
  99. device-width = <1>;
  100. };
  101. nand@1,0 {
  102. compatible = "fsl,ifc-nand";
  103. #address-cells = <1>;
  104. #size-cells = <1>;
  105. reg = <0x1 0x0 0x10000>;
  106. };
  107. cpld: board-control@2,0 {
  108. compatible = "fsl,ls1043ardb-cpld";
  109. reg = <0x2 0x0 0x0000100>;
  110. };
  111. };
  112. &dspi0 {
  113. bus-num = <0>;
  114. status = "okay";
  115. flash@0 {
  116. #address-cells = <1>;
  117. #size-cells = <1>;
  118. compatible = "n25q128a13", "jedec,spi-nor"; /* 16MB */
  119. reg = <0>;
  120. spi-max-frequency = <1000000>; /* input clock */
  121. };
  122. };
  123. &duart0 {
  124. status = "okay";
  125. };
  126. &duart1 {
  127. status = "okay";
  128. };