addr-map.h 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960
  1. #ifndef __ASM_MACH_ADDR_MAP_H
  2. #define __ASM_MACH_ADDR_MAP_H
  3. /*
  4. * Chip Selects
  5. */
  6. #define PXA_CS0_PHYS 0x00000000
  7. #define PXA_CS1_PHYS 0x04000000
  8. #define PXA_CS2_PHYS 0x08000000
  9. #define PXA_CS3_PHYS 0x0C000000
  10. #define PXA_CS4_PHYS 0x10000000
  11. #define PXA_CS5_PHYS 0x14000000
  12. #define PXA300_CS0_PHYS 0x00000000 /* PXA300/PXA310 _only_ */
  13. #define PXA300_CS1_PHYS 0x30000000 /* PXA300/PXA310 _only_ */
  14. #define PXA3xx_CS2_PHYS 0x10000000
  15. #define PXA3xx_CS3_PHYS 0x14000000
  16. /*
  17. * Peripheral Bus
  18. */
  19. #define PERIPH_PHYS 0x40000000
  20. #define PERIPH_VIRT IOMEM(0xf2000000)
  21. #define PERIPH_SIZE 0x02000000
  22. /*
  23. * Static Memory Controller (w/ SDRAM controls on PXA25x/PXA27x)
  24. */
  25. #define PXA2XX_SMEMC_PHYS 0x48000000
  26. #define PXA3XX_SMEMC_PHYS 0x4a000000
  27. #define SMEMC_VIRT IOMEM(0xf6000000)
  28. #define SMEMC_SIZE 0x00100000
  29. /*
  30. * Dynamic Memory Controller (only on PXA3xx)
  31. */
  32. #define DMEMC_PHYS 0x48100000
  33. #define DMEMC_VIRT IOMEM(0xf6100000)
  34. #define DMEMC_SIZE 0x00100000
  35. /*
  36. * Reserved space for low level debug virtual addresses within
  37. * 0xf6200000..0xf6201000
  38. */
  39. /*
  40. * DFI Bus for NAND, PXA3xx only
  41. */
  42. #define NAND_PHYS 0x43100000
  43. #define NAND_VIRT IOMEM(0xf6300000)
  44. #define NAND_SIZE 0x00100000
  45. /*
  46. * Internal Memory Controller (PXA27x and later)
  47. */
  48. #define IMEMC_PHYS 0x58000000
  49. #define IMEMC_VIRT IOMEM(0xfe000000)
  50. #define IMEMC_SIZE 0x00100000
  51. #endif /* __ASM_MACH_ADDR_MAP_H */