smp.c 8.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377
  1. /*
  2. * Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. *
  8. * RajeshwarR: Dec 11, 2007
  9. * -- Added support for Inter Processor Interrupts
  10. *
  11. * Vineetg: Nov 1st, 2007
  12. * -- Initial Write (Borrowed heavily from ARM)
  13. */
  14. #include <linux/spinlock.h>
  15. #include <linux/sched.h>
  16. #include <linux/interrupt.h>
  17. #include <linux/profile.h>
  18. #include <linux/mm.h>
  19. #include <linux/cpu.h>
  20. #include <linux/irq.h>
  21. #include <linux/atomic.h>
  22. #include <linux/cpumask.h>
  23. #include <linux/reboot.h>
  24. #include <linux/irqdomain.h>
  25. #include <asm/processor.h>
  26. #include <asm/setup.h>
  27. #include <asm/mach_desc.h>
  28. #ifndef CONFIG_ARC_HAS_LLSC
  29. arch_spinlock_t smp_atomic_ops_lock = __ARCH_SPIN_LOCK_UNLOCKED;
  30. arch_spinlock_t smp_bitops_lock = __ARCH_SPIN_LOCK_UNLOCKED;
  31. #endif
  32. struct plat_smp_ops __weak plat_smp_ops;
  33. /* XXX: per cpu ? Only needed once in early seconday boot */
  34. struct task_struct *secondary_idle_tsk;
  35. /* Called from start_kernel */
  36. void __init smp_prepare_boot_cpu(void)
  37. {
  38. }
  39. /*
  40. * Called from setup_arch() before calling setup_processor()
  41. *
  42. * - Initialise the CPU possible map early - this describes the CPUs
  43. * which may be present or become present in the system.
  44. * - Call early smp init hook. This can initialize a specific multi-core
  45. * IP which is say common to several platforms (hence not part of
  46. * platform specific int_early() hook)
  47. */
  48. void __init smp_init_cpus(void)
  49. {
  50. unsigned int i;
  51. for (i = 0; i < NR_CPUS; i++)
  52. set_cpu_possible(i, true);
  53. if (plat_smp_ops.init_early_smp)
  54. plat_smp_ops.init_early_smp();
  55. }
  56. /* called from init ( ) => process 1 */
  57. void __init smp_prepare_cpus(unsigned int max_cpus)
  58. {
  59. int i;
  60. /*
  61. * if platform didn't set the present map already, do it now
  62. * boot cpu is set to present already by init/main.c
  63. */
  64. if (num_present_cpus() <= 1) {
  65. for (i = 0; i < max_cpus; i++)
  66. set_cpu_present(i, true);
  67. }
  68. }
  69. void __init smp_cpus_done(unsigned int max_cpus)
  70. {
  71. }
  72. /*
  73. * Default smp boot helper for Run-on-reset case where all cores start off
  74. * together. Non-masters need to wait for Master to start running.
  75. * This is implemented using a flag in memory, which Non-masters spin-wait on.
  76. * Master sets it to cpu-id of core to "ungate" it.
  77. */
  78. static volatile int wake_flag;
  79. static void arc_default_smp_cpu_kick(int cpu, unsigned long pc)
  80. {
  81. BUG_ON(cpu == 0);
  82. wake_flag = cpu;
  83. }
  84. void arc_platform_smp_wait_to_boot(int cpu)
  85. {
  86. while (wake_flag != cpu)
  87. ;
  88. wake_flag = 0;
  89. __asm__ __volatile__("j @first_lines_of_secondary \n");
  90. }
  91. const char *arc_platform_smp_cpuinfo(void)
  92. {
  93. return plat_smp_ops.info ? : "";
  94. }
  95. /*
  96. * The very first "C" code executed by secondary
  97. * Called from asm stub in head.S
  98. * "current"/R25 already setup by low level boot code
  99. */
  100. void start_kernel_secondary(void)
  101. {
  102. struct mm_struct *mm = &init_mm;
  103. unsigned int cpu = smp_processor_id();
  104. /* MMU, Caches, Vector Table, Interrupts etc */
  105. setup_processor();
  106. atomic_inc(&mm->mm_users);
  107. atomic_inc(&mm->mm_count);
  108. current->active_mm = mm;
  109. cpumask_set_cpu(cpu, mm_cpumask(mm));
  110. /* Some SMP H/w setup - for each cpu */
  111. if (plat_smp_ops.init_per_cpu)
  112. plat_smp_ops.init_per_cpu(cpu);
  113. if (machine_desc->init_per_cpu)
  114. machine_desc->init_per_cpu(cpu);
  115. notify_cpu_starting(cpu);
  116. set_cpu_online(cpu, true);
  117. pr_info("## CPU%u LIVE ##: Executing Code...\n", cpu);
  118. local_irq_enable();
  119. preempt_disable();
  120. cpu_startup_entry(CPUHP_AP_ONLINE_IDLE);
  121. }
  122. /*
  123. * Called from kernel_init( ) -> smp_init( ) - for each CPU
  124. *
  125. * At this point, Secondary Processor is "HALT"ed:
  126. * -It booted, but was halted in head.S
  127. * -It was configured to halt-on-reset
  128. * So need to wake it up.
  129. *
  130. * Essential requirements being where to run from (PC) and stack (SP)
  131. */
  132. int __cpu_up(unsigned int cpu, struct task_struct *idle)
  133. {
  134. unsigned long wait_till;
  135. secondary_idle_tsk = idle;
  136. pr_info("Idle Task [%d] %p", cpu, idle);
  137. pr_info("Trying to bring up CPU%u ...\n", cpu);
  138. if (plat_smp_ops.cpu_kick)
  139. plat_smp_ops.cpu_kick(cpu,
  140. (unsigned long)first_lines_of_secondary);
  141. else
  142. arc_default_smp_cpu_kick(cpu, (unsigned long)NULL);
  143. /* wait for 1 sec after kicking the secondary */
  144. wait_till = jiffies + HZ;
  145. while (time_before(jiffies, wait_till)) {
  146. if (cpu_online(cpu))
  147. break;
  148. }
  149. if (!cpu_online(cpu)) {
  150. pr_info("Timeout: CPU%u FAILED to comeup !!!\n", cpu);
  151. return -1;
  152. }
  153. secondary_idle_tsk = NULL;
  154. return 0;
  155. }
  156. /*
  157. * not supported here
  158. */
  159. int setup_profiling_timer(unsigned int multiplier)
  160. {
  161. return -EINVAL;
  162. }
  163. /*****************************************************************************/
  164. /* Inter Processor Interrupt Handling */
  165. /*****************************************************************************/
  166. enum ipi_msg_type {
  167. IPI_EMPTY = 0,
  168. IPI_RESCHEDULE = 1,
  169. IPI_CALL_FUNC,
  170. IPI_CPU_STOP,
  171. };
  172. /*
  173. * In arches with IRQ for each msg type (above), receiver can use IRQ-id to
  174. * figure out what msg was sent. For those which don't (ARC has dedicated IPI
  175. * IRQ), the msg-type needs to be conveyed via per-cpu data
  176. */
  177. static DEFINE_PER_CPU(unsigned long, ipi_data);
  178. static void ipi_send_msg_one(int cpu, enum ipi_msg_type msg)
  179. {
  180. unsigned long __percpu *ipi_data_ptr = per_cpu_ptr(&ipi_data, cpu);
  181. unsigned long old, new;
  182. unsigned long flags;
  183. pr_debug("%d Sending msg [%d] to %d\n", smp_processor_id(), msg, cpu);
  184. local_irq_save(flags);
  185. /*
  186. * Atomically write new msg bit (in case others are writing too),
  187. * and read back old value
  188. */
  189. do {
  190. new = old = ACCESS_ONCE(*ipi_data_ptr);
  191. new |= 1U << msg;
  192. } while (cmpxchg(ipi_data_ptr, old, new) != old);
  193. /*
  194. * Call the platform specific IPI kick function, but avoid if possible:
  195. * Only do so if there's no pending msg from other concurrent sender(s).
  196. * Otherwise, recevier will see this msg as well when it takes the
  197. * IPI corresponding to that msg. This is true, even if it is already in
  198. * IPI handler, because !@old means it has not yet dequeued the msg(s)
  199. * so @new msg can be a free-loader
  200. */
  201. if (plat_smp_ops.ipi_send && !old)
  202. plat_smp_ops.ipi_send(cpu);
  203. local_irq_restore(flags);
  204. }
  205. static void ipi_send_msg(const struct cpumask *callmap, enum ipi_msg_type msg)
  206. {
  207. unsigned int cpu;
  208. for_each_cpu(cpu, callmap)
  209. ipi_send_msg_one(cpu, msg);
  210. }
  211. void smp_send_reschedule(int cpu)
  212. {
  213. ipi_send_msg_one(cpu, IPI_RESCHEDULE);
  214. }
  215. void smp_send_stop(void)
  216. {
  217. struct cpumask targets;
  218. cpumask_copy(&targets, cpu_online_mask);
  219. cpumask_clear_cpu(smp_processor_id(), &targets);
  220. ipi_send_msg(&targets, IPI_CPU_STOP);
  221. }
  222. void arch_send_call_function_single_ipi(int cpu)
  223. {
  224. ipi_send_msg_one(cpu, IPI_CALL_FUNC);
  225. }
  226. void arch_send_call_function_ipi_mask(const struct cpumask *mask)
  227. {
  228. ipi_send_msg(mask, IPI_CALL_FUNC);
  229. }
  230. /*
  231. * ipi_cpu_stop - handle IPI from smp_send_stop()
  232. */
  233. static void ipi_cpu_stop(void)
  234. {
  235. machine_halt();
  236. }
  237. static inline int __do_IPI(unsigned long msg)
  238. {
  239. int rc = 0;
  240. switch (msg) {
  241. case IPI_RESCHEDULE:
  242. scheduler_ipi();
  243. break;
  244. case IPI_CALL_FUNC:
  245. generic_smp_call_function_interrupt();
  246. break;
  247. case IPI_CPU_STOP:
  248. ipi_cpu_stop();
  249. break;
  250. default:
  251. rc = 1;
  252. }
  253. return rc;
  254. }
  255. /*
  256. * arch-common ISR to handle for inter-processor interrupts
  257. * Has hooks for platform specific IPI
  258. */
  259. irqreturn_t do_IPI(int irq, void *dev_id)
  260. {
  261. unsigned long pending;
  262. unsigned long __maybe_unused copy;
  263. pr_debug("IPI [%ld] received on cpu %d\n",
  264. *this_cpu_ptr(&ipi_data), smp_processor_id());
  265. if (plat_smp_ops.ipi_clear)
  266. plat_smp_ops.ipi_clear(irq);
  267. /*
  268. * "dequeue" the msg corresponding to this IPI (and possibly other
  269. * piggybacked msg from elided IPIs: see ipi_send_msg_one() above)
  270. */
  271. copy = pending = xchg(this_cpu_ptr(&ipi_data), 0);
  272. do {
  273. unsigned long msg = __ffs(pending);
  274. int rc;
  275. rc = __do_IPI(msg);
  276. if (rc)
  277. pr_info("IPI with bogus msg %ld in %ld\n", msg, copy);
  278. pending &= ~(1U << msg);
  279. } while (pending);
  280. return IRQ_HANDLED;
  281. }
  282. /*
  283. * API called by platform code to hookup arch-common ISR to their IPI IRQ
  284. *
  285. * Note: If IPI is provided by platform (vs. say ARC MCIP), their intc setup/map
  286. * function needs to call call irq_set_percpu_devid() for IPI IRQ, otherwise
  287. * request_percpu_irq() below will fail
  288. */
  289. static DEFINE_PER_CPU(int, ipi_dev);
  290. int smp_ipi_irq_setup(int cpu, irq_hw_number_t hwirq)
  291. {
  292. int *dev = per_cpu_ptr(&ipi_dev, cpu);
  293. unsigned int virq = irq_find_mapping(NULL, hwirq);
  294. if (!virq)
  295. panic("Cannot find virq for root domain and hwirq=%lu", hwirq);
  296. /* Boot cpu calls request, all call enable */
  297. if (!cpu) {
  298. int rc;
  299. rc = request_percpu_irq(virq, do_IPI, "IPI Interrupt", dev);
  300. if (rc)
  301. panic("Percpu IRQ request failed for %u\n", virq);
  302. }
  303. enable_percpu_irq(virq, 0);
  304. return 0;
  305. }