tegra_drm.h 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154
  1. /*
  2. * Copyright (c) 2012-2013, NVIDIA CORPORATION. All rights reserved.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. */
  22. #ifndef _UAPI_TEGRA_DRM_H_
  23. #define _UAPI_TEGRA_DRM_H_
  24. #include <drm/drm.h>
  25. #define DRM_TEGRA_GEM_CREATE_TILED (1 << 0)
  26. #define DRM_TEGRA_GEM_CREATE_BOTTOM_UP (1 << 1)
  27. struct drm_tegra_gem_create {
  28. __u64 size;
  29. __u32 flags;
  30. __u32 handle;
  31. };
  32. struct drm_tegra_gem_mmap {
  33. __u32 handle;
  34. __u32 offset;
  35. };
  36. struct drm_tegra_syncpt_read {
  37. __u32 id;
  38. __u32 value;
  39. };
  40. struct drm_tegra_syncpt_incr {
  41. __u32 id;
  42. __u32 pad;
  43. };
  44. struct drm_tegra_syncpt_wait {
  45. __u32 id;
  46. __u32 thresh;
  47. __u32 timeout;
  48. __u32 value;
  49. };
  50. #define DRM_TEGRA_NO_TIMEOUT (0xffffffff)
  51. struct drm_tegra_open_channel {
  52. __u32 client;
  53. __u32 pad;
  54. __u64 context;
  55. };
  56. struct drm_tegra_close_channel {
  57. __u64 context;
  58. };
  59. struct drm_tegra_get_syncpt {
  60. __u64 context;
  61. __u32 index;
  62. __u32 id;
  63. };
  64. struct drm_tegra_get_syncpt_base {
  65. __u64 context;
  66. __u32 syncpt;
  67. __u32 id;
  68. };
  69. struct drm_tegra_syncpt {
  70. __u32 id;
  71. __u32 incrs;
  72. };
  73. struct drm_tegra_cmdbuf {
  74. __u32 handle;
  75. __u32 offset;
  76. __u32 words;
  77. __u32 pad;
  78. };
  79. struct drm_tegra_reloc {
  80. struct {
  81. __u32 handle;
  82. __u32 offset;
  83. } cmdbuf;
  84. struct {
  85. __u32 handle;
  86. __u32 offset;
  87. } target;
  88. __u32 shift;
  89. __u32 pad;
  90. };
  91. struct drm_tegra_waitchk {
  92. __u32 handle;
  93. __u32 offset;
  94. __u32 syncpt;
  95. __u32 thresh;
  96. };
  97. struct drm_tegra_submit {
  98. __u64 context;
  99. __u32 num_syncpts;
  100. __u32 num_cmdbufs;
  101. __u32 num_relocs;
  102. __u32 num_waitchks;
  103. __u32 waitchk_mask;
  104. __u32 timeout;
  105. __u64 syncpts;
  106. __u64 cmdbufs;
  107. __u64 relocs;
  108. __u64 waitchks;
  109. __u32 fence; /* Return value */
  110. __u32 reserved[5]; /* future expansion */
  111. };
  112. #define DRM_TEGRA_GEM_CREATE 0x00
  113. #define DRM_TEGRA_GEM_MMAP 0x01
  114. #define DRM_TEGRA_SYNCPT_READ 0x02
  115. #define DRM_TEGRA_SYNCPT_INCR 0x03
  116. #define DRM_TEGRA_SYNCPT_WAIT 0x04
  117. #define DRM_TEGRA_OPEN_CHANNEL 0x05
  118. #define DRM_TEGRA_CLOSE_CHANNEL 0x06
  119. #define DRM_TEGRA_GET_SYNCPT 0x07
  120. #define DRM_TEGRA_SUBMIT 0x08
  121. #define DRM_TEGRA_GET_SYNCPT_BASE 0x09
  122. #define DRM_IOCTL_TEGRA_GEM_CREATE DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_CREATE, struct drm_tegra_gem_create)
  123. #define DRM_IOCTL_TEGRA_GEM_MMAP DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_MMAP, struct drm_tegra_gem_mmap)
  124. #define DRM_IOCTL_TEGRA_SYNCPT_READ DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_SYNCPT_READ, struct drm_tegra_syncpt_read)
  125. #define DRM_IOCTL_TEGRA_SYNCPT_INCR DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_SYNCPT_INCR, struct drm_tegra_syncpt_incr)
  126. #define DRM_IOCTL_TEGRA_SYNCPT_WAIT DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_SYNCPT_WAIT, struct drm_tegra_syncpt_wait)
  127. #define DRM_IOCTL_TEGRA_OPEN_CHANNEL DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_OPEN_CHANNEL, struct drm_tegra_open_channel)
  128. #define DRM_IOCTL_TEGRA_CLOSE_CHANNEL DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_CLOSE_CHANNEL, struct drm_tegra_open_channel)
  129. #define DRM_IOCTL_TEGRA_GET_SYNCPT DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GET_SYNCPT, struct drm_tegra_get_syncpt)
  130. #define DRM_IOCTL_TEGRA_SUBMIT DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_SUBMIT, struct drm_tegra_submit)
  131. #define DRM_IOCTL_TEGRA_GET_SYNCPT_BASE DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GET_SYNCPT_BASE, struct drm_tegra_get_syncpt_base)
  132. #endif