nsim_hs.dts 1.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253
  1. /*
  2. * Copyright (C) 2014-15 Synopsys, Inc. (www.synopsys.com)
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. */
  8. /dts-v1/;
  9. /include/ "skeleton.dtsi"
  10. / {
  11. compatible = "snps,nsim_hs";
  12. interrupt-parent = <&core_intc>;
  13. chosen {
  14. bootargs = "earlycon=arc_uart,mmio32,0xc0fc1000,115200n8 console=ttyARC0,115200n8";
  15. };
  16. aliases {
  17. serial0 = &arcuart0;
  18. };
  19. fpga {
  20. compatible = "simple-bus";
  21. #address-cells = <1>;
  22. #size-cells = <1>;
  23. /* child and parent address space 1:1 mapped */
  24. ranges;
  25. core_intc: core-interrupt-controller {
  26. compatible = "snps,archs-intc";
  27. interrupt-controller;
  28. #interrupt-cells = <1>;
  29. };
  30. arcuart0: serial@c0fc1000 {
  31. compatible = "snps,arc-uart";
  32. reg = <0xc0fc1000 0x100>;
  33. interrupts = <24>;
  34. clock-frequency = <80000000>;
  35. current-speed = <115200>;
  36. status = "okay";
  37. };
  38. arcpct0: pct {
  39. compatible = "snps,archs-pct";
  40. #interrupt-cells = <1>;
  41. interrupts = <20>;
  42. };
  43. };
  44. };