drm.c 26 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123
  1. /*
  2. * Copyright (C) 2012 Avionic Design GmbH
  3. * Copyright (C) 2012-2013 NVIDIA CORPORATION. All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. */
  9. #include <linux/host1x.h>
  10. #include <linux/iommu.h>
  11. #include <drm/drm_atomic.h>
  12. #include <drm/drm_atomic_helper.h>
  13. #include "drm.h"
  14. #include "gem.h"
  15. #define DRIVER_NAME "tegra"
  16. #define DRIVER_DESC "NVIDIA Tegra graphics"
  17. #define DRIVER_DATE "20120330"
  18. #define DRIVER_MAJOR 0
  19. #define DRIVER_MINOR 0
  20. #define DRIVER_PATCHLEVEL 0
  21. struct tegra_drm_file {
  22. struct list_head contexts;
  23. };
  24. static void tegra_atomic_schedule(struct tegra_drm *tegra,
  25. struct drm_atomic_state *state)
  26. {
  27. tegra->commit.state = state;
  28. schedule_work(&tegra->commit.work);
  29. }
  30. static void tegra_atomic_complete(struct tegra_drm *tegra,
  31. struct drm_atomic_state *state)
  32. {
  33. struct drm_device *drm = tegra->drm;
  34. /*
  35. * Everything below can be run asynchronously without the need to grab
  36. * any modeset locks at all under one condition: It must be guaranteed
  37. * that the asynchronous work has either been cancelled (if the driver
  38. * supports it, which at least requires that the framebuffers get
  39. * cleaned up with drm_atomic_helper_cleanup_planes()) or completed
  40. * before the new state gets committed on the software side with
  41. * drm_atomic_helper_swap_state().
  42. *
  43. * This scheme allows new atomic state updates to be prepared and
  44. * checked in parallel to the asynchronous completion of the previous
  45. * update. Which is important since compositors need to figure out the
  46. * composition of the next frame right after having submitted the
  47. * current layout.
  48. */
  49. drm_atomic_helper_commit_modeset_disables(drm, state);
  50. drm_atomic_helper_commit_planes(drm, state, false);
  51. drm_atomic_helper_commit_modeset_enables(drm, state);
  52. drm_atomic_helper_wait_for_vblanks(drm, state);
  53. drm_atomic_helper_cleanup_planes(drm, state);
  54. drm_atomic_state_free(state);
  55. }
  56. static void tegra_atomic_work(struct work_struct *work)
  57. {
  58. struct tegra_drm *tegra = container_of(work, struct tegra_drm,
  59. commit.work);
  60. tegra_atomic_complete(tegra, tegra->commit.state);
  61. }
  62. static int tegra_atomic_commit(struct drm_device *drm,
  63. struct drm_atomic_state *state, bool nonblock)
  64. {
  65. struct tegra_drm *tegra = drm->dev_private;
  66. int err;
  67. err = drm_atomic_helper_prepare_planes(drm, state);
  68. if (err)
  69. return err;
  70. /* serialize outstanding nonblocking commits */
  71. mutex_lock(&tegra->commit.lock);
  72. flush_work(&tegra->commit.work);
  73. /*
  74. * This is the point of no return - everything below never fails except
  75. * when the hw goes bonghits. Which means we can commit the new state on
  76. * the software side now.
  77. */
  78. drm_atomic_helper_swap_state(drm, state);
  79. if (nonblock)
  80. tegra_atomic_schedule(tegra, state);
  81. else
  82. tegra_atomic_complete(tegra, state);
  83. mutex_unlock(&tegra->commit.lock);
  84. return 0;
  85. }
  86. static const struct drm_mode_config_funcs tegra_drm_mode_funcs = {
  87. .fb_create = tegra_fb_create,
  88. #ifdef CONFIG_DRM_FBDEV_EMULATION
  89. .output_poll_changed = tegra_fb_output_poll_changed,
  90. #endif
  91. .atomic_check = drm_atomic_helper_check,
  92. .atomic_commit = tegra_atomic_commit,
  93. };
  94. static int tegra_drm_load(struct drm_device *drm, unsigned long flags)
  95. {
  96. struct host1x_device *device = to_host1x_device(drm->dev);
  97. struct tegra_drm *tegra;
  98. int err;
  99. tegra = kzalloc(sizeof(*tegra), GFP_KERNEL);
  100. if (!tegra)
  101. return -ENOMEM;
  102. if (iommu_present(&platform_bus_type)) {
  103. struct iommu_domain_geometry *geometry;
  104. u64 start, end;
  105. tegra->domain = iommu_domain_alloc(&platform_bus_type);
  106. if (!tegra->domain) {
  107. err = -ENOMEM;
  108. goto free;
  109. }
  110. geometry = &tegra->domain->geometry;
  111. start = geometry->aperture_start;
  112. end = geometry->aperture_end;
  113. DRM_DEBUG_DRIVER("IOMMU aperture initialized (%#llx-%#llx)\n",
  114. start, end);
  115. drm_mm_init(&tegra->mm, start, end - start + 1);
  116. }
  117. mutex_init(&tegra->clients_lock);
  118. INIT_LIST_HEAD(&tegra->clients);
  119. mutex_init(&tegra->commit.lock);
  120. INIT_WORK(&tegra->commit.work, tegra_atomic_work);
  121. drm->dev_private = tegra;
  122. tegra->drm = drm;
  123. drm_mode_config_init(drm);
  124. drm->mode_config.min_width = 0;
  125. drm->mode_config.min_height = 0;
  126. drm->mode_config.max_width = 4096;
  127. drm->mode_config.max_height = 4096;
  128. drm->mode_config.funcs = &tegra_drm_mode_funcs;
  129. err = tegra_drm_fb_prepare(drm);
  130. if (err < 0)
  131. goto config;
  132. drm_kms_helper_poll_init(drm);
  133. err = host1x_device_init(device);
  134. if (err < 0)
  135. goto fbdev;
  136. /*
  137. * We don't use the drm_irq_install() helpers provided by the DRM
  138. * core, so we need to set this manually in order to allow the
  139. * DRM_IOCTL_WAIT_VBLANK to operate correctly.
  140. */
  141. drm->irq_enabled = true;
  142. /* syncpoints are used for full 32-bit hardware VBLANK counters */
  143. drm->max_vblank_count = 0xffffffff;
  144. err = drm_vblank_init(drm, drm->mode_config.num_crtc);
  145. if (err < 0)
  146. goto device;
  147. drm_mode_config_reset(drm);
  148. err = tegra_drm_fb_init(drm);
  149. if (err < 0)
  150. goto vblank;
  151. return 0;
  152. vblank:
  153. drm_vblank_cleanup(drm);
  154. device:
  155. host1x_device_exit(device);
  156. fbdev:
  157. drm_kms_helper_poll_fini(drm);
  158. tegra_drm_fb_free(drm);
  159. config:
  160. drm_mode_config_cleanup(drm);
  161. if (tegra->domain) {
  162. iommu_domain_free(tegra->domain);
  163. drm_mm_takedown(&tegra->mm);
  164. }
  165. free:
  166. kfree(tegra);
  167. return err;
  168. }
  169. static int tegra_drm_unload(struct drm_device *drm)
  170. {
  171. struct host1x_device *device = to_host1x_device(drm->dev);
  172. struct tegra_drm *tegra = drm->dev_private;
  173. int err;
  174. drm_kms_helper_poll_fini(drm);
  175. tegra_drm_fb_exit(drm);
  176. drm_mode_config_cleanup(drm);
  177. drm_vblank_cleanup(drm);
  178. err = host1x_device_exit(device);
  179. if (err < 0)
  180. return err;
  181. if (tegra->domain) {
  182. iommu_domain_free(tegra->domain);
  183. drm_mm_takedown(&tegra->mm);
  184. }
  185. kfree(tegra);
  186. return 0;
  187. }
  188. static int tegra_drm_open(struct drm_device *drm, struct drm_file *filp)
  189. {
  190. struct tegra_drm_file *fpriv;
  191. fpriv = kzalloc(sizeof(*fpriv), GFP_KERNEL);
  192. if (!fpriv)
  193. return -ENOMEM;
  194. INIT_LIST_HEAD(&fpriv->contexts);
  195. filp->driver_priv = fpriv;
  196. return 0;
  197. }
  198. static void tegra_drm_context_free(struct tegra_drm_context *context)
  199. {
  200. context->client->ops->close_channel(context);
  201. kfree(context);
  202. }
  203. static void tegra_drm_lastclose(struct drm_device *drm)
  204. {
  205. #ifdef CONFIG_DRM_FBDEV_EMULATION
  206. struct tegra_drm *tegra = drm->dev_private;
  207. tegra_fbdev_restore_mode(tegra->fbdev);
  208. #endif
  209. }
  210. static struct host1x_bo *
  211. host1x_bo_lookup(struct drm_file *file, u32 handle)
  212. {
  213. struct drm_gem_object *gem;
  214. struct tegra_bo *bo;
  215. gem = drm_gem_object_lookup(file, handle);
  216. if (!gem)
  217. return NULL;
  218. drm_gem_object_unreference_unlocked(gem);
  219. bo = to_tegra_bo(gem);
  220. return &bo->base;
  221. }
  222. static int host1x_reloc_copy_from_user(struct host1x_reloc *dest,
  223. struct drm_tegra_reloc __user *src,
  224. struct drm_device *drm,
  225. struct drm_file *file)
  226. {
  227. u32 cmdbuf, target;
  228. int err;
  229. err = get_user(cmdbuf, &src->cmdbuf.handle);
  230. if (err < 0)
  231. return err;
  232. err = get_user(dest->cmdbuf.offset, &src->cmdbuf.offset);
  233. if (err < 0)
  234. return err;
  235. err = get_user(target, &src->target.handle);
  236. if (err < 0)
  237. return err;
  238. err = get_user(dest->target.offset, &src->target.offset);
  239. if (err < 0)
  240. return err;
  241. err = get_user(dest->shift, &src->shift);
  242. if (err < 0)
  243. return err;
  244. dest->cmdbuf.bo = host1x_bo_lookup(file, cmdbuf);
  245. if (!dest->cmdbuf.bo)
  246. return -ENOENT;
  247. dest->target.bo = host1x_bo_lookup(file, target);
  248. if (!dest->target.bo)
  249. return -ENOENT;
  250. return 0;
  251. }
  252. int tegra_drm_submit(struct tegra_drm_context *context,
  253. struct drm_tegra_submit *args, struct drm_device *drm,
  254. struct drm_file *file)
  255. {
  256. unsigned int num_cmdbufs = args->num_cmdbufs;
  257. unsigned int num_relocs = args->num_relocs;
  258. unsigned int num_waitchks = args->num_waitchks;
  259. struct drm_tegra_cmdbuf __user *cmdbufs =
  260. (void __user *)(uintptr_t)args->cmdbufs;
  261. struct drm_tegra_reloc __user *relocs =
  262. (void __user *)(uintptr_t)args->relocs;
  263. struct drm_tegra_waitchk __user *waitchks =
  264. (void __user *)(uintptr_t)args->waitchks;
  265. struct drm_tegra_syncpt syncpt;
  266. struct host1x_job *job;
  267. int err;
  268. /* We don't yet support other than one syncpt_incr struct per submit */
  269. if (args->num_syncpts != 1)
  270. return -EINVAL;
  271. job = host1x_job_alloc(context->channel, args->num_cmdbufs,
  272. args->num_relocs, args->num_waitchks);
  273. if (!job)
  274. return -ENOMEM;
  275. job->num_relocs = args->num_relocs;
  276. job->num_waitchk = args->num_waitchks;
  277. job->client = (u32)args->context;
  278. job->class = context->client->base.class;
  279. job->serialize = true;
  280. while (num_cmdbufs) {
  281. struct drm_tegra_cmdbuf cmdbuf;
  282. struct host1x_bo *bo;
  283. if (copy_from_user(&cmdbuf, cmdbufs, sizeof(cmdbuf))) {
  284. err = -EFAULT;
  285. goto fail;
  286. }
  287. bo = host1x_bo_lookup(file, cmdbuf.handle);
  288. if (!bo) {
  289. err = -ENOENT;
  290. goto fail;
  291. }
  292. host1x_job_add_gather(job, bo, cmdbuf.words, cmdbuf.offset);
  293. num_cmdbufs--;
  294. cmdbufs++;
  295. }
  296. /* copy and resolve relocations from submit */
  297. while (num_relocs--) {
  298. err = host1x_reloc_copy_from_user(&job->relocarray[num_relocs],
  299. &relocs[num_relocs], drm,
  300. file);
  301. if (err < 0)
  302. goto fail;
  303. }
  304. if (copy_from_user(job->waitchk, waitchks,
  305. sizeof(*waitchks) * num_waitchks)) {
  306. err = -EFAULT;
  307. goto fail;
  308. }
  309. if (copy_from_user(&syncpt, (void __user *)(uintptr_t)args->syncpts,
  310. sizeof(syncpt))) {
  311. err = -EFAULT;
  312. goto fail;
  313. }
  314. job->is_addr_reg = context->client->ops->is_addr_reg;
  315. job->syncpt_incrs = syncpt.incrs;
  316. job->syncpt_id = syncpt.id;
  317. job->timeout = 10000;
  318. if (args->timeout && args->timeout < 10000)
  319. job->timeout = args->timeout;
  320. err = host1x_job_pin(job, context->client->base.dev);
  321. if (err)
  322. goto fail;
  323. err = host1x_job_submit(job);
  324. if (err)
  325. goto fail_submit;
  326. args->fence = job->syncpt_end;
  327. host1x_job_put(job);
  328. return 0;
  329. fail_submit:
  330. host1x_job_unpin(job);
  331. fail:
  332. host1x_job_put(job);
  333. return err;
  334. }
  335. #ifdef CONFIG_DRM_TEGRA_STAGING
  336. static struct tegra_drm_context *tegra_drm_get_context(__u64 context)
  337. {
  338. return (struct tegra_drm_context *)(uintptr_t)context;
  339. }
  340. static bool tegra_drm_file_owns_context(struct tegra_drm_file *file,
  341. struct tegra_drm_context *context)
  342. {
  343. struct tegra_drm_context *ctx;
  344. list_for_each_entry(ctx, &file->contexts, list)
  345. if (ctx == context)
  346. return true;
  347. return false;
  348. }
  349. static int tegra_gem_create(struct drm_device *drm, void *data,
  350. struct drm_file *file)
  351. {
  352. struct drm_tegra_gem_create *args = data;
  353. struct tegra_bo *bo;
  354. bo = tegra_bo_create_with_handle(file, drm, args->size, args->flags,
  355. &args->handle);
  356. if (IS_ERR(bo))
  357. return PTR_ERR(bo);
  358. return 0;
  359. }
  360. static int tegra_gem_mmap(struct drm_device *drm, void *data,
  361. struct drm_file *file)
  362. {
  363. struct drm_tegra_gem_mmap *args = data;
  364. struct drm_gem_object *gem;
  365. struct tegra_bo *bo;
  366. gem = drm_gem_object_lookup(file, args->handle);
  367. if (!gem)
  368. return -EINVAL;
  369. bo = to_tegra_bo(gem);
  370. args->offset = drm_vma_node_offset_addr(&bo->gem.vma_node);
  371. drm_gem_object_unreference_unlocked(gem);
  372. return 0;
  373. }
  374. static int tegra_syncpt_read(struct drm_device *drm, void *data,
  375. struct drm_file *file)
  376. {
  377. struct host1x *host = dev_get_drvdata(drm->dev->parent);
  378. struct drm_tegra_syncpt_read *args = data;
  379. struct host1x_syncpt *sp;
  380. sp = host1x_syncpt_get(host, args->id);
  381. if (!sp)
  382. return -EINVAL;
  383. args->value = host1x_syncpt_read_min(sp);
  384. return 0;
  385. }
  386. static int tegra_syncpt_incr(struct drm_device *drm, void *data,
  387. struct drm_file *file)
  388. {
  389. struct host1x *host1x = dev_get_drvdata(drm->dev->parent);
  390. struct drm_tegra_syncpt_incr *args = data;
  391. struct host1x_syncpt *sp;
  392. sp = host1x_syncpt_get(host1x, args->id);
  393. if (!sp)
  394. return -EINVAL;
  395. return host1x_syncpt_incr(sp);
  396. }
  397. static int tegra_syncpt_wait(struct drm_device *drm, void *data,
  398. struct drm_file *file)
  399. {
  400. struct host1x *host1x = dev_get_drvdata(drm->dev->parent);
  401. struct drm_tegra_syncpt_wait *args = data;
  402. struct host1x_syncpt *sp;
  403. sp = host1x_syncpt_get(host1x, args->id);
  404. if (!sp)
  405. return -EINVAL;
  406. return host1x_syncpt_wait(sp, args->thresh, args->timeout,
  407. &args->value);
  408. }
  409. static int tegra_open_channel(struct drm_device *drm, void *data,
  410. struct drm_file *file)
  411. {
  412. struct tegra_drm_file *fpriv = file->driver_priv;
  413. struct tegra_drm *tegra = drm->dev_private;
  414. struct drm_tegra_open_channel *args = data;
  415. struct tegra_drm_context *context;
  416. struct tegra_drm_client *client;
  417. int err = -ENODEV;
  418. context = kzalloc(sizeof(*context), GFP_KERNEL);
  419. if (!context)
  420. return -ENOMEM;
  421. list_for_each_entry(client, &tegra->clients, list)
  422. if (client->base.class == args->client) {
  423. err = client->ops->open_channel(client, context);
  424. if (err)
  425. break;
  426. list_add(&context->list, &fpriv->contexts);
  427. args->context = (uintptr_t)context;
  428. context->client = client;
  429. return 0;
  430. }
  431. kfree(context);
  432. return err;
  433. }
  434. static int tegra_close_channel(struct drm_device *drm, void *data,
  435. struct drm_file *file)
  436. {
  437. struct tegra_drm_file *fpriv = file->driver_priv;
  438. struct drm_tegra_close_channel *args = data;
  439. struct tegra_drm_context *context;
  440. context = tegra_drm_get_context(args->context);
  441. if (!tegra_drm_file_owns_context(fpriv, context))
  442. return -EINVAL;
  443. list_del(&context->list);
  444. tegra_drm_context_free(context);
  445. return 0;
  446. }
  447. static int tegra_get_syncpt(struct drm_device *drm, void *data,
  448. struct drm_file *file)
  449. {
  450. struct tegra_drm_file *fpriv = file->driver_priv;
  451. struct drm_tegra_get_syncpt *args = data;
  452. struct tegra_drm_context *context;
  453. struct host1x_syncpt *syncpt;
  454. context = tegra_drm_get_context(args->context);
  455. if (!tegra_drm_file_owns_context(fpriv, context))
  456. return -ENODEV;
  457. if (args->index >= context->client->base.num_syncpts)
  458. return -EINVAL;
  459. syncpt = context->client->base.syncpts[args->index];
  460. args->id = host1x_syncpt_id(syncpt);
  461. return 0;
  462. }
  463. static int tegra_submit(struct drm_device *drm, void *data,
  464. struct drm_file *file)
  465. {
  466. struct tegra_drm_file *fpriv = file->driver_priv;
  467. struct drm_tegra_submit *args = data;
  468. struct tegra_drm_context *context;
  469. context = tegra_drm_get_context(args->context);
  470. if (!tegra_drm_file_owns_context(fpriv, context))
  471. return -ENODEV;
  472. return context->client->ops->submit(context, args, drm, file);
  473. }
  474. static int tegra_get_syncpt_base(struct drm_device *drm, void *data,
  475. struct drm_file *file)
  476. {
  477. struct tegra_drm_file *fpriv = file->driver_priv;
  478. struct drm_tegra_get_syncpt_base *args = data;
  479. struct tegra_drm_context *context;
  480. struct host1x_syncpt_base *base;
  481. struct host1x_syncpt *syncpt;
  482. context = tegra_drm_get_context(args->context);
  483. if (!tegra_drm_file_owns_context(fpriv, context))
  484. return -ENODEV;
  485. if (args->syncpt >= context->client->base.num_syncpts)
  486. return -EINVAL;
  487. syncpt = context->client->base.syncpts[args->syncpt];
  488. base = host1x_syncpt_get_base(syncpt);
  489. if (!base)
  490. return -ENXIO;
  491. args->id = host1x_syncpt_base_id(base);
  492. return 0;
  493. }
  494. static int tegra_gem_set_tiling(struct drm_device *drm, void *data,
  495. struct drm_file *file)
  496. {
  497. struct drm_tegra_gem_set_tiling *args = data;
  498. enum tegra_bo_tiling_mode mode;
  499. struct drm_gem_object *gem;
  500. unsigned long value = 0;
  501. struct tegra_bo *bo;
  502. switch (args->mode) {
  503. case DRM_TEGRA_GEM_TILING_MODE_PITCH:
  504. mode = TEGRA_BO_TILING_MODE_PITCH;
  505. if (args->value != 0)
  506. return -EINVAL;
  507. break;
  508. case DRM_TEGRA_GEM_TILING_MODE_TILED:
  509. mode = TEGRA_BO_TILING_MODE_TILED;
  510. if (args->value != 0)
  511. return -EINVAL;
  512. break;
  513. case DRM_TEGRA_GEM_TILING_MODE_BLOCK:
  514. mode = TEGRA_BO_TILING_MODE_BLOCK;
  515. if (args->value > 5)
  516. return -EINVAL;
  517. value = args->value;
  518. break;
  519. default:
  520. return -EINVAL;
  521. }
  522. gem = drm_gem_object_lookup(file, args->handle);
  523. if (!gem)
  524. return -ENOENT;
  525. bo = to_tegra_bo(gem);
  526. bo->tiling.mode = mode;
  527. bo->tiling.value = value;
  528. drm_gem_object_unreference_unlocked(gem);
  529. return 0;
  530. }
  531. static int tegra_gem_get_tiling(struct drm_device *drm, void *data,
  532. struct drm_file *file)
  533. {
  534. struct drm_tegra_gem_get_tiling *args = data;
  535. struct drm_gem_object *gem;
  536. struct tegra_bo *bo;
  537. int err = 0;
  538. gem = drm_gem_object_lookup(file, args->handle);
  539. if (!gem)
  540. return -ENOENT;
  541. bo = to_tegra_bo(gem);
  542. switch (bo->tiling.mode) {
  543. case TEGRA_BO_TILING_MODE_PITCH:
  544. args->mode = DRM_TEGRA_GEM_TILING_MODE_PITCH;
  545. args->value = 0;
  546. break;
  547. case TEGRA_BO_TILING_MODE_TILED:
  548. args->mode = DRM_TEGRA_GEM_TILING_MODE_TILED;
  549. args->value = 0;
  550. break;
  551. case TEGRA_BO_TILING_MODE_BLOCK:
  552. args->mode = DRM_TEGRA_GEM_TILING_MODE_BLOCK;
  553. args->value = bo->tiling.value;
  554. break;
  555. default:
  556. err = -EINVAL;
  557. break;
  558. }
  559. drm_gem_object_unreference_unlocked(gem);
  560. return err;
  561. }
  562. static int tegra_gem_set_flags(struct drm_device *drm, void *data,
  563. struct drm_file *file)
  564. {
  565. struct drm_tegra_gem_set_flags *args = data;
  566. struct drm_gem_object *gem;
  567. struct tegra_bo *bo;
  568. if (args->flags & ~DRM_TEGRA_GEM_FLAGS)
  569. return -EINVAL;
  570. gem = drm_gem_object_lookup(file, args->handle);
  571. if (!gem)
  572. return -ENOENT;
  573. bo = to_tegra_bo(gem);
  574. bo->flags = 0;
  575. if (args->flags & DRM_TEGRA_GEM_BOTTOM_UP)
  576. bo->flags |= TEGRA_BO_BOTTOM_UP;
  577. drm_gem_object_unreference_unlocked(gem);
  578. return 0;
  579. }
  580. static int tegra_gem_get_flags(struct drm_device *drm, void *data,
  581. struct drm_file *file)
  582. {
  583. struct drm_tegra_gem_get_flags *args = data;
  584. struct drm_gem_object *gem;
  585. struct tegra_bo *bo;
  586. gem = drm_gem_object_lookup(file, args->handle);
  587. if (!gem)
  588. return -ENOENT;
  589. bo = to_tegra_bo(gem);
  590. args->flags = 0;
  591. if (bo->flags & TEGRA_BO_BOTTOM_UP)
  592. args->flags |= DRM_TEGRA_GEM_BOTTOM_UP;
  593. drm_gem_object_unreference_unlocked(gem);
  594. return 0;
  595. }
  596. #endif
  597. static const struct drm_ioctl_desc tegra_drm_ioctls[] = {
  598. #ifdef CONFIG_DRM_TEGRA_STAGING
  599. DRM_IOCTL_DEF_DRV(TEGRA_GEM_CREATE, tegra_gem_create, 0),
  600. DRM_IOCTL_DEF_DRV(TEGRA_GEM_MMAP, tegra_gem_mmap, 0),
  601. DRM_IOCTL_DEF_DRV(TEGRA_SYNCPT_READ, tegra_syncpt_read, 0),
  602. DRM_IOCTL_DEF_DRV(TEGRA_SYNCPT_INCR, tegra_syncpt_incr, 0),
  603. DRM_IOCTL_DEF_DRV(TEGRA_SYNCPT_WAIT, tegra_syncpt_wait, 0),
  604. DRM_IOCTL_DEF_DRV(TEGRA_OPEN_CHANNEL, tegra_open_channel, 0),
  605. DRM_IOCTL_DEF_DRV(TEGRA_CLOSE_CHANNEL, tegra_close_channel, 0),
  606. DRM_IOCTL_DEF_DRV(TEGRA_GET_SYNCPT, tegra_get_syncpt, 0),
  607. DRM_IOCTL_DEF_DRV(TEGRA_SUBMIT, tegra_submit, 0),
  608. DRM_IOCTL_DEF_DRV(TEGRA_GET_SYNCPT_BASE, tegra_get_syncpt_base, 0),
  609. DRM_IOCTL_DEF_DRV(TEGRA_GEM_SET_TILING, tegra_gem_set_tiling, 0),
  610. DRM_IOCTL_DEF_DRV(TEGRA_GEM_GET_TILING, tegra_gem_get_tiling, 0),
  611. DRM_IOCTL_DEF_DRV(TEGRA_GEM_SET_FLAGS, tegra_gem_set_flags, 0),
  612. DRM_IOCTL_DEF_DRV(TEGRA_GEM_GET_FLAGS, tegra_gem_get_flags, 0),
  613. #endif
  614. };
  615. static const struct file_operations tegra_drm_fops = {
  616. .owner = THIS_MODULE,
  617. .open = drm_open,
  618. .release = drm_release,
  619. .unlocked_ioctl = drm_ioctl,
  620. .mmap = tegra_drm_mmap,
  621. .poll = drm_poll,
  622. .read = drm_read,
  623. #ifdef CONFIG_COMPAT
  624. .compat_ioctl = drm_compat_ioctl,
  625. #endif
  626. .llseek = noop_llseek,
  627. };
  628. static struct drm_crtc *tegra_crtc_from_pipe(struct drm_device *drm,
  629. unsigned int pipe)
  630. {
  631. struct drm_crtc *crtc;
  632. list_for_each_entry(crtc, &drm->mode_config.crtc_list, head) {
  633. if (pipe == drm_crtc_index(crtc))
  634. return crtc;
  635. }
  636. return NULL;
  637. }
  638. static u32 tegra_drm_get_vblank_counter(struct drm_device *drm,
  639. unsigned int pipe)
  640. {
  641. struct drm_crtc *crtc = tegra_crtc_from_pipe(drm, pipe);
  642. struct tegra_dc *dc = to_tegra_dc(crtc);
  643. if (!crtc)
  644. return 0;
  645. return tegra_dc_get_vblank_counter(dc);
  646. }
  647. static int tegra_drm_enable_vblank(struct drm_device *drm, unsigned int pipe)
  648. {
  649. struct drm_crtc *crtc = tegra_crtc_from_pipe(drm, pipe);
  650. struct tegra_dc *dc = to_tegra_dc(crtc);
  651. if (!crtc)
  652. return -ENODEV;
  653. tegra_dc_enable_vblank(dc);
  654. return 0;
  655. }
  656. static void tegra_drm_disable_vblank(struct drm_device *drm, unsigned int pipe)
  657. {
  658. struct drm_crtc *crtc = tegra_crtc_from_pipe(drm, pipe);
  659. struct tegra_dc *dc = to_tegra_dc(crtc);
  660. if (crtc)
  661. tegra_dc_disable_vblank(dc);
  662. }
  663. static void tegra_drm_preclose(struct drm_device *drm, struct drm_file *file)
  664. {
  665. struct tegra_drm_file *fpriv = file->driver_priv;
  666. struct tegra_drm_context *context, *tmp;
  667. list_for_each_entry_safe(context, tmp, &fpriv->contexts, list)
  668. tegra_drm_context_free(context);
  669. kfree(fpriv);
  670. }
  671. #ifdef CONFIG_DEBUG_FS
  672. static int tegra_debugfs_framebuffers(struct seq_file *s, void *data)
  673. {
  674. struct drm_info_node *node = (struct drm_info_node *)s->private;
  675. struct drm_device *drm = node->minor->dev;
  676. struct drm_framebuffer *fb;
  677. mutex_lock(&drm->mode_config.fb_lock);
  678. list_for_each_entry(fb, &drm->mode_config.fb_list, head) {
  679. seq_printf(s, "%3d: user size: %d x %d, depth %d, %d bpp, refcount %d\n",
  680. fb->base.id, fb->width, fb->height, fb->depth,
  681. fb->bits_per_pixel,
  682. drm_framebuffer_read_refcount(fb));
  683. }
  684. mutex_unlock(&drm->mode_config.fb_lock);
  685. return 0;
  686. }
  687. static int tegra_debugfs_iova(struct seq_file *s, void *data)
  688. {
  689. struct drm_info_node *node = (struct drm_info_node *)s->private;
  690. struct drm_device *drm = node->minor->dev;
  691. struct tegra_drm *tegra = drm->dev_private;
  692. return drm_mm_dump_table(s, &tegra->mm);
  693. }
  694. static struct drm_info_list tegra_debugfs_list[] = {
  695. { "framebuffers", tegra_debugfs_framebuffers, 0 },
  696. { "iova", tegra_debugfs_iova, 0 },
  697. };
  698. static int tegra_debugfs_init(struct drm_minor *minor)
  699. {
  700. return drm_debugfs_create_files(tegra_debugfs_list,
  701. ARRAY_SIZE(tegra_debugfs_list),
  702. minor->debugfs_root, minor);
  703. }
  704. static void tegra_debugfs_cleanup(struct drm_minor *minor)
  705. {
  706. drm_debugfs_remove_files(tegra_debugfs_list,
  707. ARRAY_SIZE(tegra_debugfs_list), minor);
  708. }
  709. #endif
  710. static struct drm_driver tegra_drm_driver = {
  711. .driver_features = DRIVER_MODESET | DRIVER_GEM | DRIVER_PRIME |
  712. DRIVER_ATOMIC,
  713. .load = tegra_drm_load,
  714. .unload = tegra_drm_unload,
  715. .open = tegra_drm_open,
  716. .preclose = tegra_drm_preclose,
  717. .lastclose = tegra_drm_lastclose,
  718. .get_vblank_counter = tegra_drm_get_vblank_counter,
  719. .enable_vblank = tegra_drm_enable_vblank,
  720. .disable_vblank = tegra_drm_disable_vblank,
  721. #if defined(CONFIG_DEBUG_FS)
  722. .debugfs_init = tegra_debugfs_init,
  723. .debugfs_cleanup = tegra_debugfs_cleanup,
  724. #endif
  725. .gem_free_object_unlocked = tegra_bo_free_object,
  726. .gem_vm_ops = &tegra_bo_vm_ops,
  727. .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
  728. .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
  729. .gem_prime_export = tegra_gem_prime_export,
  730. .gem_prime_import = tegra_gem_prime_import,
  731. .dumb_create = tegra_bo_dumb_create,
  732. .dumb_map_offset = tegra_bo_dumb_map_offset,
  733. .dumb_destroy = drm_gem_dumb_destroy,
  734. .ioctls = tegra_drm_ioctls,
  735. .num_ioctls = ARRAY_SIZE(tegra_drm_ioctls),
  736. .fops = &tegra_drm_fops,
  737. .name = DRIVER_NAME,
  738. .desc = DRIVER_DESC,
  739. .date = DRIVER_DATE,
  740. .major = DRIVER_MAJOR,
  741. .minor = DRIVER_MINOR,
  742. .patchlevel = DRIVER_PATCHLEVEL,
  743. };
  744. int tegra_drm_register_client(struct tegra_drm *tegra,
  745. struct tegra_drm_client *client)
  746. {
  747. mutex_lock(&tegra->clients_lock);
  748. list_add_tail(&client->list, &tegra->clients);
  749. mutex_unlock(&tegra->clients_lock);
  750. return 0;
  751. }
  752. int tegra_drm_unregister_client(struct tegra_drm *tegra,
  753. struct tegra_drm_client *client)
  754. {
  755. mutex_lock(&tegra->clients_lock);
  756. list_del_init(&client->list);
  757. mutex_unlock(&tegra->clients_lock);
  758. return 0;
  759. }
  760. static int host1x_drm_probe(struct host1x_device *dev)
  761. {
  762. struct drm_driver *driver = &tegra_drm_driver;
  763. struct drm_device *drm;
  764. int err;
  765. drm = drm_dev_alloc(driver, &dev->dev);
  766. if (!drm)
  767. return -ENOMEM;
  768. dev_set_drvdata(&dev->dev, drm);
  769. err = drm_dev_register(drm, 0);
  770. if (err < 0)
  771. goto unref;
  772. DRM_INFO("Initialized %s %d.%d.%d %s on minor %d\n", driver->name,
  773. driver->major, driver->minor, driver->patchlevel,
  774. driver->date, drm->primary->index);
  775. return 0;
  776. unref:
  777. drm_dev_unref(drm);
  778. return err;
  779. }
  780. static int host1x_drm_remove(struct host1x_device *dev)
  781. {
  782. struct drm_device *drm = dev_get_drvdata(&dev->dev);
  783. drm_dev_unregister(drm);
  784. drm_dev_unref(drm);
  785. return 0;
  786. }
  787. #ifdef CONFIG_PM_SLEEP
  788. static int host1x_drm_suspend(struct device *dev)
  789. {
  790. struct drm_device *drm = dev_get_drvdata(dev);
  791. struct tegra_drm *tegra = drm->dev_private;
  792. drm_kms_helper_poll_disable(drm);
  793. tegra_drm_fb_suspend(drm);
  794. tegra->state = drm_atomic_helper_suspend(drm);
  795. if (IS_ERR(tegra->state)) {
  796. tegra_drm_fb_resume(drm);
  797. drm_kms_helper_poll_enable(drm);
  798. return PTR_ERR(tegra->state);
  799. }
  800. return 0;
  801. }
  802. static int host1x_drm_resume(struct device *dev)
  803. {
  804. struct drm_device *drm = dev_get_drvdata(dev);
  805. struct tegra_drm *tegra = drm->dev_private;
  806. drm_atomic_helper_resume(drm, tegra->state);
  807. tegra_drm_fb_resume(drm);
  808. drm_kms_helper_poll_enable(drm);
  809. return 0;
  810. }
  811. #endif
  812. static SIMPLE_DEV_PM_OPS(host1x_drm_pm_ops, host1x_drm_suspend,
  813. host1x_drm_resume);
  814. static const struct of_device_id host1x_drm_subdevs[] = {
  815. { .compatible = "nvidia,tegra20-dc", },
  816. { .compatible = "nvidia,tegra20-hdmi", },
  817. { .compatible = "nvidia,tegra20-gr2d", },
  818. { .compatible = "nvidia,tegra20-gr3d", },
  819. { .compatible = "nvidia,tegra30-dc", },
  820. { .compatible = "nvidia,tegra30-hdmi", },
  821. { .compatible = "nvidia,tegra30-gr2d", },
  822. { .compatible = "nvidia,tegra30-gr3d", },
  823. { .compatible = "nvidia,tegra114-dsi", },
  824. { .compatible = "nvidia,tegra114-hdmi", },
  825. { .compatible = "nvidia,tegra114-gr3d", },
  826. { .compatible = "nvidia,tegra124-dc", },
  827. { .compatible = "nvidia,tegra124-sor", },
  828. { .compatible = "nvidia,tegra124-hdmi", },
  829. { .compatible = "nvidia,tegra124-dsi", },
  830. { .compatible = "nvidia,tegra132-dsi", },
  831. { .compatible = "nvidia,tegra210-dc", },
  832. { .compatible = "nvidia,tegra210-dsi", },
  833. { .compatible = "nvidia,tegra210-sor", },
  834. { .compatible = "nvidia,tegra210-sor1", },
  835. { /* sentinel */ }
  836. };
  837. static struct host1x_driver host1x_drm_driver = {
  838. .driver = {
  839. .name = "drm",
  840. .pm = &host1x_drm_pm_ops,
  841. },
  842. .probe = host1x_drm_probe,
  843. .remove = host1x_drm_remove,
  844. .subdevs = host1x_drm_subdevs,
  845. };
  846. static struct platform_driver * const drivers[] = {
  847. &tegra_dc_driver,
  848. &tegra_hdmi_driver,
  849. &tegra_dsi_driver,
  850. &tegra_dpaux_driver,
  851. &tegra_sor_driver,
  852. &tegra_gr2d_driver,
  853. &tegra_gr3d_driver,
  854. };
  855. static int __init host1x_drm_init(void)
  856. {
  857. int err;
  858. err = host1x_driver_register(&host1x_drm_driver);
  859. if (err < 0)
  860. return err;
  861. err = platform_register_drivers(drivers, ARRAY_SIZE(drivers));
  862. if (err < 0)
  863. goto unregister_host1x;
  864. return 0;
  865. unregister_host1x:
  866. host1x_driver_unregister(&host1x_drm_driver);
  867. return err;
  868. }
  869. module_init(host1x_drm_init);
  870. static void __exit host1x_drm_exit(void)
  871. {
  872. platform_unregister_drivers(drivers, ARRAY_SIZE(drivers));
  873. host1x_driver_unregister(&host1x_drm_driver);
  874. }
  875. module_exit(host1x_drm_exit);
  876. MODULE_AUTHOR("Thierry Reding <thierry.reding@avionic-design.de>");
  877. MODULE_DESCRIPTION("NVIDIA Tegra DRM driver");
  878. MODULE_LICENSE("GPL v2");