dw_hdmi-imx.c 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296
  1. /* Copyright (C) 2011-2013 Freescale Semiconductor, Inc.
  2. *
  3. * derived from imx-hdmi.c(renamed to bridge/dw_hdmi.c now)
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. */
  9. #include <linux/module.h>
  10. #include <linux/platform_device.h>
  11. #include <linux/component.h>
  12. #include <linux/mfd/syscon.h>
  13. #include <linux/mfd/syscon/imx6q-iomuxc-gpr.h>
  14. #include <drm/bridge/dw_hdmi.h>
  15. #include <video/imx-ipu-v3.h>
  16. #include <linux/regmap.h>
  17. #include <drm/drm_of.h>
  18. #include <drm/drmP.h>
  19. #include <drm/drm_crtc_helper.h>
  20. #include <drm/drm_edid.h>
  21. #include <drm/drm_encoder_slave.h>
  22. #include "imx-drm.h"
  23. struct imx_hdmi {
  24. struct device *dev;
  25. struct drm_encoder encoder;
  26. struct regmap *regmap;
  27. };
  28. static const struct dw_hdmi_mpll_config imx_mpll_cfg[] = {
  29. {
  30. 45250000, {
  31. { 0x01e0, 0x0000 },
  32. { 0x21e1, 0x0000 },
  33. { 0x41e2, 0x0000 }
  34. },
  35. }, {
  36. 92500000, {
  37. { 0x0140, 0x0005 },
  38. { 0x2141, 0x0005 },
  39. { 0x4142, 0x0005 },
  40. },
  41. }, {
  42. 148500000, {
  43. { 0x00a0, 0x000a },
  44. { 0x20a1, 0x000a },
  45. { 0x40a2, 0x000a },
  46. },
  47. }, {
  48. 216000000, {
  49. { 0x00a0, 0x000a },
  50. { 0x2001, 0x000f },
  51. { 0x4002, 0x000f },
  52. },
  53. }, {
  54. ~0UL, {
  55. { 0x0000, 0x0000 },
  56. { 0x0000, 0x0000 },
  57. { 0x0000, 0x0000 },
  58. },
  59. }
  60. };
  61. static const struct dw_hdmi_curr_ctrl imx_cur_ctr[] = {
  62. /* pixelclk bpp8 bpp10 bpp12 */
  63. {
  64. 54000000, { 0x091c, 0x091c, 0x06dc },
  65. }, {
  66. 58400000, { 0x091c, 0x06dc, 0x06dc },
  67. }, {
  68. 72000000, { 0x06dc, 0x06dc, 0x091c },
  69. }, {
  70. 74250000, { 0x06dc, 0x0b5c, 0x091c },
  71. }, {
  72. 118800000, { 0x091c, 0x091c, 0x06dc },
  73. }, {
  74. 216000000, { 0x06dc, 0x0b5c, 0x091c },
  75. }, {
  76. ~0UL, { 0x0000, 0x0000, 0x0000 },
  77. },
  78. };
  79. /*
  80. * Resistance term 133Ohm Cfg
  81. * PREEMP config 0.00
  82. * TX/CK level 10
  83. */
  84. static const struct dw_hdmi_phy_config imx_phy_config[] = {
  85. /*pixelclk symbol term vlev */
  86. { 216000000, 0x800d, 0x0005, 0x01ad},
  87. { ~0UL, 0x0000, 0x0000, 0x0000}
  88. };
  89. static int dw_hdmi_imx_parse_dt(struct imx_hdmi *hdmi)
  90. {
  91. struct device_node *np = hdmi->dev->of_node;
  92. hdmi->regmap = syscon_regmap_lookup_by_phandle(np, "gpr");
  93. if (IS_ERR(hdmi->regmap)) {
  94. dev_err(hdmi->dev, "Unable to get gpr\n");
  95. return PTR_ERR(hdmi->regmap);
  96. }
  97. return 0;
  98. }
  99. static void dw_hdmi_imx_encoder_disable(struct drm_encoder *encoder)
  100. {
  101. }
  102. static void dw_hdmi_imx_encoder_mode_set(struct drm_encoder *encoder,
  103. struct drm_display_mode *mode,
  104. struct drm_display_mode *adj_mode)
  105. {
  106. }
  107. static void dw_hdmi_imx_encoder_commit(struct drm_encoder *encoder)
  108. {
  109. struct imx_hdmi *hdmi = container_of(encoder, struct imx_hdmi, encoder);
  110. int mux = drm_of_encoder_active_port_id(hdmi->dev->of_node, encoder);
  111. regmap_update_bits(hdmi->regmap, IOMUXC_GPR3,
  112. IMX6Q_GPR3_HDMI_MUX_CTL_MASK,
  113. mux << IMX6Q_GPR3_HDMI_MUX_CTL_SHIFT);
  114. }
  115. static void dw_hdmi_imx_encoder_prepare(struct drm_encoder *encoder)
  116. {
  117. imx_drm_set_bus_format(encoder, MEDIA_BUS_FMT_RGB888_1X24);
  118. }
  119. static const struct drm_encoder_helper_funcs dw_hdmi_imx_encoder_helper_funcs = {
  120. .mode_set = dw_hdmi_imx_encoder_mode_set,
  121. .prepare = dw_hdmi_imx_encoder_prepare,
  122. .commit = dw_hdmi_imx_encoder_commit,
  123. .disable = dw_hdmi_imx_encoder_disable,
  124. };
  125. static const struct drm_encoder_funcs dw_hdmi_imx_encoder_funcs = {
  126. .destroy = drm_encoder_cleanup,
  127. };
  128. static enum drm_mode_status imx6q_hdmi_mode_valid(struct drm_connector *con,
  129. struct drm_display_mode *mode)
  130. {
  131. if (mode->clock < 13500)
  132. return MODE_CLOCK_LOW;
  133. /* FIXME: Hardware is capable of 266MHz, but setup data is missing. */
  134. if (mode->clock > 216000)
  135. return MODE_CLOCK_HIGH;
  136. return MODE_OK;
  137. }
  138. static enum drm_mode_status imx6dl_hdmi_mode_valid(struct drm_connector *con,
  139. struct drm_display_mode *mode)
  140. {
  141. if (mode->clock < 13500)
  142. return MODE_CLOCK_LOW;
  143. /* FIXME: Hardware is capable of 270MHz, but setup data is missing. */
  144. if (mode->clock > 216000)
  145. return MODE_CLOCK_HIGH;
  146. return MODE_OK;
  147. }
  148. static struct dw_hdmi_plat_data imx6q_hdmi_drv_data = {
  149. .mpll_cfg = imx_mpll_cfg,
  150. .cur_ctr = imx_cur_ctr,
  151. .phy_config = imx_phy_config,
  152. .dev_type = IMX6Q_HDMI,
  153. .mode_valid = imx6q_hdmi_mode_valid,
  154. };
  155. static struct dw_hdmi_plat_data imx6dl_hdmi_drv_data = {
  156. .mpll_cfg = imx_mpll_cfg,
  157. .cur_ctr = imx_cur_ctr,
  158. .phy_config = imx_phy_config,
  159. .dev_type = IMX6DL_HDMI,
  160. .mode_valid = imx6dl_hdmi_mode_valid,
  161. };
  162. static const struct of_device_id dw_hdmi_imx_dt_ids[] = {
  163. { .compatible = "fsl,imx6q-hdmi",
  164. .data = &imx6q_hdmi_drv_data
  165. }, {
  166. .compatible = "fsl,imx6dl-hdmi",
  167. .data = &imx6dl_hdmi_drv_data
  168. },
  169. {},
  170. };
  171. MODULE_DEVICE_TABLE(of, dw_hdmi_imx_dt_ids);
  172. static int dw_hdmi_imx_bind(struct device *dev, struct device *master,
  173. void *data)
  174. {
  175. struct platform_device *pdev = to_platform_device(dev);
  176. const struct dw_hdmi_plat_data *plat_data;
  177. const struct of_device_id *match;
  178. struct drm_device *drm = data;
  179. struct drm_encoder *encoder;
  180. struct imx_hdmi *hdmi;
  181. struct resource *iores;
  182. int irq;
  183. int ret;
  184. if (!pdev->dev.of_node)
  185. return -ENODEV;
  186. hdmi = devm_kzalloc(&pdev->dev, sizeof(*hdmi), GFP_KERNEL);
  187. if (!hdmi)
  188. return -ENOMEM;
  189. match = of_match_node(dw_hdmi_imx_dt_ids, pdev->dev.of_node);
  190. plat_data = match->data;
  191. hdmi->dev = &pdev->dev;
  192. encoder = &hdmi->encoder;
  193. irq = platform_get_irq(pdev, 0);
  194. if (irq < 0)
  195. return irq;
  196. iores = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  197. if (!iores)
  198. return -ENXIO;
  199. encoder->possible_crtcs = drm_of_find_possible_crtcs(drm, dev->of_node);
  200. /*
  201. * If we failed to find the CRTC(s) which this encoder is
  202. * supposed to be connected to, it's because the CRTC has
  203. * not been registered yet. Defer probing, and hope that
  204. * the required CRTC is added later.
  205. */
  206. if (encoder->possible_crtcs == 0)
  207. return -EPROBE_DEFER;
  208. ret = dw_hdmi_imx_parse_dt(hdmi);
  209. if (ret < 0)
  210. return ret;
  211. drm_encoder_helper_add(encoder, &dw_hdmi_imx_encoder_helper_funcs);
  212. drm_encoder_init(drm, encoder, &dw_hdmi_imx_encoder_funcs,
  213. DRM_MODE_ENCODER_TMDS, NULL);
  214. ret = dw_hdmi_bind(dev, master, data, encoder, iores, irq, plat_data);
  215. /*
  216. * If dw_hdmi_bind() fails we'll never call dw_hdmi_unbind(),
  217. * which would have called the encoder cleanup. Do it manually.
  218. */
  219. if (ret)
  220. drm_encoder_cleanup(encoder);
  221. return ret;
  222. }
  223. static void dw_hdmi_imx_unbind(struct device *dev, struct device *master,
  224. void *data)
  225. {
  226. return dw_hdmi_unbind(dev, master, data);
  227. }
  228. static const struct component_ops dw_hdmi_imx_ops = {
  229. .bind = dw_hdmi_imx_bind,
  230. .unbind = dw_hdmi_imx_unbind,
  231. };
  232. static int dw_hdmi_imx_probe(struct platform_device *pdev)
  233. {
  234. return component_add(&pdev->dev, &dw_hdmi_imx_ops);
  235. }
  236. static int dw_hdmi_imx_remove(struct platform_device *pdev)
  237. {
  238. component_del(&pdev->dev, &dw_hdmi_imx_ops);
  239. return 0;
  240. }
  241. static struct platform_driver dw_hdmi_imx_platform_driver = {
  242. .probe = dw_hdmi_imx_probe,
  243. .remove = dw_hdmi_imx_remove,
  244. .driver = {
  245. .name = "dwhdmi-imx",
  246. .of_match_table = dw_hdmi_imx_dt_ids,
  247. },
  248. };
  249. module_platform_driver(dw_hdmi_imx_platform_driver);
  250. MODULE_AUTHOR("Andy Yan <andy.yan@rock-chips.com>");
  251. MODULE_AUTHOR("Yakir Yang <ykk@rock-chips.com>");
  252. MODULE_DESCRIPTION("IMX6 Specific DW-HDMI Driver Extension");
  253. MODULE_LICENSE("GPL");
  254. MODULE_ALIAS("platform:dwhdmi-imx");