intel_dp_mst.c 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596
  1. /*
  2. * Copyright © 2008 Intel Corporation
  3. * 2014 Red Hat Inc.
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining a
  6. * copy of this software and associated documentation files (the "Software"),
  7. * to deal in the Software without restriction, including without limitation
  8. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  9. * and/or sell copies of the Software, and to permit persons to whom the
  10. * Software is furnished to do so, subject to the following conditions:
  11. *
  12. * The above copyright notice and this permission notice (including the next
  13. * paragraph) shall be included in all copies or substantial portions of the
  14. * Software.
  15. *
  16. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  19. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  21. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
  22. * IN THE SOFTWARE.
  23. *
  24. */
  25. #include <drm/drmP.h>
  26. #include "i915_drv.h"
  27. #include "intel_drv.h"
  28. #include <drm/drm_atomic_helper.h>
  29. #include <drm/drm_crtc_helper.h>
  30. #include <drm/drm_edid.h>
  31. static bool intel_dp_mst_compute_config(struct intel_encoder *encoder,
  32. struct intel_crtc_state *pipe_config)
  33. {
  34. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  35. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  36. struct intel_dp *intel_dp = &intel_dig_port->dp;
  37. struct drm_atomic_state *state;
  38. int bpp, i;
  39. int lane_count, slots;
  40. const struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode;
  41. struct drm_connector *drm_connector;
  42. struct intel_connector *connector, *found = NULL;
  43. struct drm_connector_state *connector_state;
  44. int mst_pbn;
  45. pipe_config->dp_encoder_is_mst = true;
  46. pipe_config->has_pch_encoder = false;
  47. pipe_config->has_dp_encoder = true;
  48. bpp = 24;
  49. /*
  50. * for MST we always configure max link bw - the spec doesn't
  51. * seem to suggest we should do otherwise.
  52. */
  53. lane_count = drm_dp_max_lane_count(intel_dp->dpcd);
  54. pipe_config->lane_count = lane_count;
  55. pipe_config->pipe_bpp = 24;
  56. pipe_config->port_clock = intel_dp_max_link_rate(intel_dp);
  57. state = pipe_config->base.state;
  58. for_each_connector_in_state(state, drm_connector, connector_state, i) {
  59. connector = to_intel_connector(drm_connector);
  60. if (connector_state->best_encoder == &encoder->base) {
  61. found = connector;
  62. break;
  63. }
  64. }
  65. if (!found) {
  66. DRM_ERROR("can't find connector\n");
  67. return false;
  68. }
  69. mst_pbn = drm_dp_calc_pbn_mode(adjusted_mode->crtc_clock, bpp);
  70. pipe_config->pbn = mst_pbn;
  71. slots = drm_dp_find_vcpi_slots(&intel_dp->mst_mgr, mst_pbn);
  72. intel_link_compute_m_n(bpp, lane_count,
  73. adjusted_mode->crtc_clock,
  74. pipe_config->port_clock,
  75. &pipe_config->dp_m_n);
  76. pipe_config->dp_m_n.tu = slots;
  77. return true;
  78. }
  79. static void intel_mst_disable_dp(struct intel_encoder *encoder)
  80. {
  81. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  82. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  83. struct intel_dp *intel_dp = &intel_dig_port->dp;
  84. int ret;
  85. DRM_DEBUG_KMS("%d\n", intel_dp->active_mst_links);
  86. drm_dp_mst_reset_vcpi_slots(&intel_dp->mst_mgr, intel_mst->connector->port);
  87. ret = drm_dp_update_payload_part1(&intel_dp->mst_mgr);
  88. if (ret) {
  89. DRM_ERROR("failed to update payload %d\n", ret);
  90. }
  91. }
  92. static void intel_mst_post_disable_dp(struct intel_encoder *encoder)
  93. {
  94. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  95. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  96. struct intel_dp *intel_dp = &intel_dig_port->dp;
  97. DRM_DEBUG_KMS("%d\n", intel_dp->active_mst_links);
  98. /* this can fail */
  99. drm_dp_check_act_status(&intel_dp->mst_mgr);
  100. /* and this can also fail */
  101. drm_dp_update_payload_part2(&intel_dp->mst_mgr);
  102. drm_dp_mst_deallocate_vcpi(&intel_dp->mst_mgr, intel_mst->connector->port);
  103. intel_dp->active_mst_links--;
  104. intel_mst->connector = NULL;
  105. if (intel_dp->active_mst_links == 0) {
  106. intel_dig_port->base.post_disable(&intel_dig_port->base);
  107. intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_OFF);
  108. }
  109. }
  110. static void intel_mst_pre_enable_dp(struct intel_encoder *encoder)
  111. {
  112. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  113. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  114. struct intel_dp *intel_dp = &intel_dig_port->dp;
  115. struct drm_device *dev = encoder->base.dev;
  116. struct drm_i915_private *dev_priv = dev->dev_private;
  117. enum port port = intel_dig_port->port;
  118. int ret;
  119. uint32_t temp;
  120. struct intel_connector *found = NULL, *connector;
  121. int slots;
  122. struct drm_crtc *crtc = encoder->base.crtc;
  123. struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
  124. for_each_intel_connector(dev, connector) {
  125. if (connector->base.state->best_encoder == &encoder->base) {
  126. found = connector;
  127. break;
  128. }
  129. }
  130. if (!found) {
  131. DRM_ERROR("can't find connector\n");
  132. return;
  133. }
  134. /* MST encoders are bound to a crtc, not to a connector,
  135. * force the mapping here for get_hw_state.
  136. */
  137. found->encoder = encoder;
  138. DRM_DEBUG_KMS("%d\n", intel_dp->active_mst_links);
  139. intel_mst->connector = found;
  140. if (intel_dp->active_mst_links == 0) {
  141. intel_prepare_ddi_buffer(&intel_dig_port->base);
  142. intel_ddi_clk_select(&intel_dig_port->base, intel_crtc->config);
  143. intel_dp_set_link_params(intel_dp, intel_crtc->config);
  144. intel_ddi_init_dp_buf_reg(&intel_dig_port->base);
  145. intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_ON);
  146. intel_dp_start_link_train(intel_dp);
  147. intel_dp_stop_link_train(intel_dp);
  148. }
  149. ret = drm_dp_mst_allocate_vcpi(&intel_dp->mst_mgr,
  150. intel_mst->connector->port,
  151. intel_crtc->config->pbn, &slots);
  152. if (ret == false) {
  153. DRM_ERROR("failed to allocate vcpi\n");
  154. return;
  155. }
  156. intel_dp->active_mst_links++;
  157. temp = I915_READ(DP_TP_STATUS(port));
  158. I915_WRITE(DP_TP_STATUS(port), temp);
  159. ret = drm_dp_update_payload_part1(&intel_dp->mst_mgr);
  160. }
  161. static void intel_mst_enable_dp(struct intel_encoder *encoder)
  162. {
  163. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  164. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  165. struct intel_dp *intel_dp = &intel_dig_port->dp;
  166. struct drm_device *dev = intel_dig_port->base.base.dev;
  167. struct drm_i915_private *dev_priv = dev->dev_private;
  168. enum port port = intel_dig_port->port;
  169. int ret;
  170. DRM_DEBUG_KMS("%d\n", intel_dp->active_mst_links);
  171. if (wait_for((I915_READ(DP_TP_STATUS(port)) & DP_TP_STATUS_ACT_SENT),
  172. 1))
  173. DRM_ERROR("Timed out waiting for ACT sent\n");
  174. ret = drm_dp_check_act_status(&intel_dp->mst_mgr);
  175. ret = drm_dp_update_payload_part2(&intel_dp->mst_mgr);
  176. }
  177. static bool intel_dp_mst_enc_get_hw_state(struct intel_encoder *encoder,
  178. enum pipe *pipe)
  179. {
  180. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  181. *pipe = intel_mst->pipe;
  182. if (intel_mst->connector)
  183. return true;
  184. return false;
  185. }
  186. static void intel_dp_mst_enc_get_config(struct intel_encoder *encoder,
  187. struct intel_crtc_state *pipe_config)
  188. {
  189. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  190. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  191. struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc);
  192. struct drm_device *dev = encoder->base.dev;
  193. struct drm_i915_private *dev_priv = dev->dev_private;
  194. enum transcoder cpu_transcoder = pipe_config->cpu_transcoder;
  195. u32 temp, flags = 0;
  196. pipe_config->has_dp_encoder = true;
  197. temp = I915_READ(TRANS_DDI_FUNC_CTL(cpu_transcoder));
  198. if (temp & TRANS_DDI_PHSYNC)
  199. flags |= DRM_MODE_FLAG_PHSYNC;
  200. else
  201. flags |= DRM_MODE_FLAG_NHSYNC;
  202. if (temp & TRANS_DDI_PVSYNC)
  203. flags |= DRM_MODE_FLAG_PVSYNC;
  204. else
  205. flags |= DRM_MODE_FLAG_NVSYNC;
  206. switch (temp & TRANS_DDI_BPC_MASK) {
  207. case TRANS_DDI_BPC_6:
  208. pipe_config->pipe_bpp = 18;
  209. break;
  210. case TRANS_DDI_BPC_8:
  211. pipe_config->pipe_bpp = 24;
  212. break;
  213. case TRANS_DDI_BPC_10:
  214. pipe_config->pipe_bpp = 30;
  215. break;
  216. case TRANS_DDI_BPC_12:
  217. pipe_config->pipe_bpp = 36;
  218. break;
  219. default:
  220. break;
  221. }
  222. pipe_config->base.adjusted_mode.flags |= flags;
  223. pipe_config->lane_count =
  224. ((temp & DDI_PORT_WIDTH_MASK) >> DDI_PORT_WIDTH_SHIFT) + 1;
  225. intel_dp_get_m_n(crtc, pipe_config);
  226. intel_ddi_clock_get(&intel_dig_port->base, pipe_config);
  227. }
  228. static int intel_dp_mst_get_ddc_modes(struct drm_connector *connector)
  229. {
  230. struct intel_connector *intel_connector = to_intel_connector(connector);
  231. struct intel_dp *intel_dp = intel_connector->mst_port;
  232. struct edid *edid;
  233. int ret;
  234. if (!intel_dp) {
  235. return intel_connector_update_modes(connector, NULL);
  236. }
  237. edid = drm_dp_mst_get_edid(connector, &intel_dp->mst_mgr, intel_connector->port);
  238. ret = intel_connector_update_modes(connector, edid);
  239. kfree(edid);
  240. return ret;
  241. }
  242. static enum drm_connector_status
  243. intel_dp_mst_detect(struct drm_connector *connector, bool force)
  244. {
  245. struct intel_connector *intel_connector = to_intel_connector(connector);
  246. struct intel_dp *intel_dp = intel_connector->mst_port;
  247. if (!intel_dp)
  248. return connector_status_disconnected;
  249. return drm_dp_mst_detect_port(connector, &intel_dp->mst_mgr, intel_connector->port);
  250. }
  251. static int
  252. intel_dp_mst_set_property(struct drm_connector *connector,
  253. struct drm_property *property,
  254. uint64_t val)
  255. {
  256. return 0;
  257. }
  258. static void
  259. intel_dp_mst_connector_destroy(struct drm_connector *connector)
  260. {
  261. struct intel_connector *intel_connector = to_intel_connector(connector);
  262. if (!IS_ERR_OR_NULL(intel_connector->edid))
  263. kfree(intel_connector->edid);
  264. drm_connector_cleanup(connector);
  265. kfree(connector);
  266. }
  267. static const struct drm_connector_funcs intel_dp_mst_connector_funcs = {
  268. .dpms = drm_atomic_helper_connector_dpms,
  269. .detect = intel_dp_mst_detect,
  270. .fill_modes = drm_helper_probe_single_connector_modes,
  271. .set_property = intel_dp_mst_set_property,
  272. .atomic_get_property = intel_connector_atomic_get_property,
  273. .destroy = intel_dp_mst_connector_destroy,
  274. .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
  275. .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
  276. };
  277. static int intel_dp_mst_get_modes(struct drm_connector *connector)
  278. {
  279. return intel_dp_mst_get_ddc_modes(connector);
  280. }
  281. static enum drm_mode_status
  282. intel_dp_mst_mode_valid(struct drm_connector *connector,
  283. struct drm_display_mode *mode)
  284. {
  285. int max_dotclk = to_i915(connector->dev)->max_dotclk_freq;
  286. /* TODO - validate mode against available PBN for link */
  287. if (mode->clock < 10000)
  288. return MODE_CLOCK_LOW;
  289. if (mode->flags & DRM_MODE_FLAG_DBLCLK)
  290. return MODE_H_ILLEGAL;
  291. if (mode->clock > max_dotclk)
  292. return MODE_CLOCK_HIGH;
  293. return MODE_OK;
  294. }
  295. static struct drm_encoder *intel_mst_atomic_best_encoder(struct drm_connector *connector,
  296. struct drm_connector_state *state)
  297. {
  298. struct intel_connector *intel_connector = to_intel_connector(connector);
  299. struct intel_dp *intel_dp = intel_connector->mst_port;
  300. struct intel_crtc *crtc = to_intel_crtc(state->crtc);
  301. if (!intel_dp)
  302. return NULL;
  303. return &intel_dp->mst_encoders[crtc->pipe]->base.base;
  304. }
  305. static struct drm_encoder *intel_mst_best_encoder(struct drm_connector *connector)
  306. {
  307. struct intel_connector *intel_connector = to_intel_connector(connector);
  308. struct intel_dp *intel_dp = intel_connector->mst_port;
  309. if (!intel_dp)
  310. return NULL;
  311. return &intel_dp->mst_encoders[0]->base.base;
  312. }
  313. static const struct drm_connector_helper_funcs intel_dp_mst_connector_helper_funcs = {
  314. .get_modes = intel_dp_mst_get_modes,
  315. .mode_valid = intel_dp_mst_mode_valid,
  316. .atomic_best_encoder = intel_mst_atomic_best_encoder,
  317. .best_encoder = intel_mst_best_encoder,
  318. };
  319. static void intel_dp_mst_encoder_destroy(struct drm_encoder *encoder)
  320. {
  321. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(encoder);
  322. drm_encoder_cleanup(encoder);
  323. kfree(intel_mst);
  324. }
  325. static const struct drm_encoder_funcs intel_dp_mst_enc_funcs = {
  326. .destroy = intel_dp_mst_encoder_destroy,
  327. };
  328. static bool intel_dp_mst_get_hw_state(struct intel_connector *connector)
  329. {
  330. if (connector->encoder && connector->base.state->crtc) {
  331. enum pipe pipe;
  332. if (!connector->encoder->get_hw_state(connector->encoder, &pipe))
  333. return false;
  334. return true;
  335. }
  336. return false;
  337. }
  338. static void intel_connector_add_to_fbdev(struct intel_connector *connector)
  339. {
  340. #ifdef CONFIG_DRM_FBDEV_EMULATION
  341. struct drm_i915_private *dev_priv = to_i915(connector->base.dev);
  342. if (dev_priv->fbdev)
  343. drm_fb_helper_add_one_connector(&dev_priv->fbdev->helper,
  344. &connector->base);
  345. #endif
  346. }
  347. static void intel_connector_remove_from_fbdev(struct intel_connector *connector)
  348. {
  349. #ifdef CONFIG_DRM_FBDEV_EMULATION
  350. struct drm_i915_private *dev_priv = to_i915(connector->base.dev);
  351. if (dev_priv->fbdev)
  352. drm_fb_helper_remove_one_connector(&dev_priv->fbdev->helper,
  353. &connector->base);
  354. #endif
  355. }
  356. static struct drm_connector *intel_dp_add_mst_connector(struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_port *port, const char *pathprop)
  357. {
  358. struct intel_dp *intel_dp = container_of(mgr, struct intel_dp, mst_mgr);
  359. struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
  360. struct drm_device *dev = intel_dig_port->base.base.dev;
  361. struct intel_connector *intel_connector;
  362. struct drm_connector *connector;
  363. int i;
  364. intel_connector = intel_connector_alloc();
  365. if (!intel_connector)
  366. return NULL;
  367. connector = &intel_connector->base;
  368. drm_connector_init(dev, connector, &intel_dp_mst_connector_funcs, DRM_MODE_CONNECTOR_DisplayPort);
  369. drm_connector_helper_add(connector, &intel_dp_mst_connector_helper_funcs);
  370. intel_connector->unregister = intel_connector_unregister;
  371. intel_connector->get_hw_state = intel_dp_mst_get_hw_state;
  372. intel_connector->mst_port = intel_dp;
  373. intel_connector->port = port;
  374. for (i = PIPE_A; i <= PIPE_C; i++) {
  375. drm_mode_connector_attach_encoder(&intel_connector->base,
  376. &intel_dp->mst_encoders[i]->base.base);
  377. }
  378. intel_dp_add_properties(intel_dp, connector);
  379. drm_object_attach_property(&connector->base, dev->mode_config.path_property, 0);
  380. drm_object_attach_property(&connector->base, dev->mode_config.tile_property, 0);
  381. drm_mode_connector_set_path_property(connector, pathprop);
  382. return connector;
  383. }
  384. static void intel_dp_register_mst_connector(struct drm_connector *connector)
  385. {
  386. struct intel_connector *intel_connector = to_intel_connector(connector);
  387. struct drm_device *dev = connector->dev;
  388. drm_modeset_lock_all(dev);
  389. intel_connector_add_to_fbdev(intel_connector);
  390. drm_modeset_unlock_all(dev);
  391. drm_connector_register(&intel_connector->base);
  392. }
  393. static void intel_dp_destroy_mst_connector(struct drm_dp_mst_topology_mgr *mgr,
  394. struct drm_connector *connector)
  395. {
  396. struct intel_connector *intel_connector = to_intel_connector(connector);
  397. struct drm_device *dev = connector->dev;
  398. intel_connector->unregister(intel_connector);
  399. /* need to nuke the connector */
  400. drm_modeset_lock_all(dev);
  401. intel_connector_remove_from_fbdev(intel_connector);
  402. intel_connector->mst_port = NULL;
  403. drm_modeset_unlock_all(dev);
  404. drm_connector_unreference(&intel_connector->base);
  405. DRM_DEBUG_KMS("\n");
  406. }
  407. static void intel_dp_mst_hotplug(struct drm_dp_mst_topology_mgr *mgr)
  408. {
  409. struct intel_dp *intel_dp = container_of(mgr, struct intel_dp, mst_mgr);
  410. struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
  411. struct drm_device *dev = intel_dig_port->base.base.dev;
  412. drm_kms_helper_hotplug_event(dev);
  413. }
  414. static const struct drm_dp_mst_topology_cbs mst_cbs = {
  415. .add_connector = intel_dp_add_mst_connector,
  416. .register_connector = intel_dp_register_mst_connector,
  417. .destroy_connector = intel_dp_destroy_mst_connector,
  418. .hotplug = intel_dp_mst_hotplug,
  419. };
  420. static struct intel_dp_mst_encoder *
  421. intel_dp_create_fake_mst_encoder(struct intel_digital_port *intel_dig_port, enum pipe pipe)
  422. {
  423. struct intel_dp_mst_encoder *intel_mst;
  424. struct intel_encoder *intel_encoder;
  425. struct drm_device *dev = intel_dig_port->base.base.dev;
  426. intel_mst = kzalloc(sizeof(*intel_mst), GFP_KERNEL);
  427. if (!intel_mst)
  428. return NULL;
  429. intel_mst->pipe = pipe;
  430. intel_encoder = &intel_mst->base;
  431. intel_mst->primary = intel_dig_port;
  432. drm_encoder_init(dev, &intel_encoder->base, &intel_dp_mst_enc_funcs,
  433. DRM_MODE_ENCODER_DPMST, NULL);
  434. intel_encoder->type = INTEL_OUTPUT_DP_MST;
  435. intel_encoder->crtc_mask = 0x7;
  436. intel_encoder->cloneable = 0;
  437. intel_encoder->compute_config = intel_dp_mst_compute_config;
  438. intel_encoder->disable = intel_mst_disable_dp;
  439. intel_encoder->post_disable = intel_mst_post_disable_dp;
  440. intel_encoder->pre_enable = intel_mst_pre_enable_dp;
  441. intel_encoder->enable = intel_mst_enable_dp;
  442. intel_encoder->get_hw_state = intel_dp_mst_enc_get_hw_state;
  443. intel_encoder->get_config = intel_dp_mst_enc_get_config;
  444. return intel_mst;
  445. }
  446. static bool
  447. intel_dp_create_fake_mst_encoders(struct intel_digital_port *intel_dig_port)
  448. {
  449. int i;
  450. struct intel_dp *intel_dp = &intel_dig_port->dp;
  451. for (i = PIPE_A; i <= PIPE_C; i++)
  452. intel_dp->mst_encoders[i] = intel_dp_create_fake_mst_encoder(intel_dig_port, i);
  453. return true;
  454. }
  455. int
  456. intel_dp_mst_encoder_init(struct intel_digital_port *intel_dig_port, int conn_base_id)
  457. {
  458. struct intel_dp *intel_dp = &intel_dig_port->dp;
  459. struct drm_device *dev = intel_dig_port->base.base.dev;
  460. int ret;
  461. intel_dp->can_mst = true;
  462. intel_dp->mst_mgr.cbs = &mst_cbs;
  463. /* create encoders */
  464. intel_dp_create_fake_mst_encoders(intel_dig_port);
  465. ret = drm_dp_mst_topology_mgr_init(&intel_dp->mst_mgr, dev->dev, &intel_dp->aux, 16, 3, conn_base_id);
  466. if (ret) {
  467. intel_dp->can_mst = false;
  468. return ret;
  469. }
  470. return 0;
  471. }
  472. void
  473. intel_dp_mst_encoder_cleanup(struct intel_digital_port *intel_dig_port)
  474. {
  475. struct intel_dp *intel_dp = &intel_dig_port->dp;
  476. if (!intel_dp->can_mst)
  477. return;
  478. drm_dp_mst_topology_mgr_destroy(&intel_dp->mst_mgr);
  479. /* encoders will get killed by normal cleanup */
  480. }