intel_bios.c 47 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698
  1. /*
  2. * Copyright © 2006 Intel Corporation
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice (including the next
  12. * paragraph) shall be included in all copies or substantial portions of the
  13. * Software.
  14. *
  15. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  18. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  19. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  20. * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  21. * SOFTWARE.
  22. *
  23. * Authors:
  24. * Eric Anholt <eric@anholt.net>
  25. *
  26. */
  27. #include <drm/drm_dp_helper.h>
  28. #include <drm/drmP.h>
  29. #include <drm/i915_drm.h>
  30. #include "i915_drv.h"
  31. #define _INTEL_BIOS_PRIVATE
  32. #include "intel_vbt_defs.h"
  33. /**
  34. * DOC: Video BIOS Table (VBT)
  35. *
  36. * The Video BIOS Table, or VBT, provides platform and board specific
  37. * configuration information to the driver that is not discoverable or available
  38. * through other means. The configuration is mostly related to display
  39. * hardware. The VBT is available via the ACPI OpRegion or, on older systems, in
  40. * the PCI ROM.
  41. *
  42. * The VBT consists of a VBT Header (defined as &struct vbt_header), a BDB
  43. * Header (&struct bdb_header), and a number of BIOS Data Blocks (BDB) that
  44. * contain the actual configuration information. The VBT Header, and thus the
  45. * VBT, begins with "$VBT" signature. The VBT Header contains the offset of the
  46. * BDB Header. The data blocks are concatenated after the BDB Header. The data
  47. * blocks have a 1-byte Block ID, 2-byte Block Size, and Block Size bytes of
  48. * data. (Block 53, the MIPI Sequence Block is an exception.)
  49. *
  50. * The driver parses the VBT during load. The relevant information is stored in
  51. * driver private data for ease of use, and the actual VBT is not read after
  52. * that.
  53. */
  54. #define SLAVE_ADDR1 0x70
  55. #define SLAVE_ADDR2 0x72
  56. /* Get BDB block size given a pointer to Block ID. */
  57. static u32 _get_blocksize(const u8 *block_base)
  58. {
  59. /* The MIPI Sequence Block v3+ has a separate size field. */
  60. if (*block_base == BDB_MIPI_SEQUENCE && *(block_base + 3) >= 3)
  61. return *((const u32 *)(block_base + 4));
  62. else
  63. return *((const u16 *)(block_base + 1));
  64. }
  65. /* Get BDB block size give a pointer to data after Block ID and Block Size. */
  66. static u32 get_blocksize(const void *block_data)
  67. {
  68. return _get_blocksize(block_data - 3);
  69. }
  70. static const void *
  71. find_section(const void *_bdb, int section_id)
  72. {
  73. const struct bdb_header *bdb = _bdb;
  74. const u8 *base = _bdb;
  75. int index = 0;
  76. u32 total, current_size;
  77. u8 current_id;
  78. /* skip to first section */
  79. index += bdb->header_size;
  80. total = bdb->bdb_size;
  81. /* walk the sections looking for section_id */
  82. while (index + 3 < total) {
  83. current_id = *(base + index);
  84. current_size = _get_blocksize(base + index);
  85. index += 3;
  86. if (index + current_size > total)
  87. return NULL;
  88. if (current_id == section_id)
  89. return base + index;
  90. index += current_size;
  91. }
  92. return NULL;
  93. }
  94. static void
  95. fill_detail_timing_data(struct drm_display_mode *panel_fixed_mode,
  96. const struct lvds_dvo_timing *dvo_timing)
  97. {
  98. panel_fixed_mode->hdisplay = (dvo_timing->hactive_hi << 8) |
  99. dvo_timing->hactive_lo;
  100. panel_fixed_mode->hsync_start = panel_fixed_mode->hdisplay +
  101. ((dvo_timing->hsync_off_hi << 8) | dvo_timing->hsync_off_lo);
  102. panel_fixed_mode->hsync_end = panel_fixed_mode->hsync_start +
  103. dvo_timing->hsync_pulse_width;
  104. panel_fixed_mode->htotal = panel_fixed_mode->hdisplay +
  105. ((dvo_timing->hblank_hi << 8) | dvo_timing->hblank_lo);
  106. panel_fixed_mode->vdisplay = (dvo_timing->vactive_hi << 8) |
  107. dvo_timing->vactive_lo;
  108. panel_fixed_mode->vsync_start = panel_fixed_mode->vdisplay +
  109. dvo_timing->vsync_off;
  110. panel_fixed_mode->vsync_end = panel_fixed_mode->vsync_start +
  111. dvo_timing->vsync_pulse_width;
  112. panel_fixed_mode->vtotal = panel_fixed_mode->vdisplay +
  113. ((dvo_timing->vblank_hi << 8) | dvo_timing->vblank_lo);
  114. panel_fixed_mode->clock = dvo_timing->clock * 10;
  115. panel_fixed_mode->type = DRM_MODE_TYPE_PREFERRED;
  116. if (dvo_timing->hsync_positive)
  117. panel_fixed_mode->flags |= DRM_MODE_FLAG_PHSYNC;
  118. else
  119. panel_fixed_mode->flags |= DRM_MODE_FLAG_NHSYNC;
  120. if (dvo_timing->vsync_positive)
  121. panel_fixed_mode->flags |= DRM_MODE_FLAG_PVSYNC;
  122. else
  123. panel_fixed_mode->flags |= DRM_MODE_FLAG_NVSYNC;
  124. /* Some VBTs have bogus h/vtotal values */
  125. if (panel_fixed_mode->hsync_end > panel_fixed_mode->htotal)
  126. panel_fixed_mode->htotal = panel_fixed_mode->hsync_end + 1;
  127. if (panel_fixed_mode->vsync_end > panel_fixed_mode->vtotal)
  128. panel_fixed_mode->vtotal = panel_fixed_mode->vsync_end + 1;
  129. drm_mode_set_name(panel_fixed_mode);
  130. }
  131. static const struct lvds_dvo_timing *
  132. get_lvds_dvo_timing(const struct bdb_lvds_lfp_data *lvds_lfp_data,
  133. const struct bdb_lvds_lfp_data_ptrs *lvds_lfp_data_ptrs,
  134. int index)
  135. {
  136. /*
  137. * the size of fp_timing varies on the different platform.
  138. * So calculate the DVO timing relative offset in LVDS data
  139. * entry to get the DVO timing entry
  140. */
  141. int lfp_data_size =
  142. lvds_lfp_data_ptrs->ptr[1].dvo_timing_offset -
  143. lvds_lfp_data_ptrs->ptr[0].dvo_timing_offset;
  144. int dvo_timing_offset =
  145. lvds_lfp_data_ptrs->ptr[0].dvo_timing_offset -
  146. lvds_lfp_data_ptrs->ptr[0].fp_timing_offset;
  147. char *entry = (char *)lvds_lfp_data->data + lfp_data_size * index;
  148. return (struct lvds_dvo_timing *)(entry + dvo_timing_offset);
  149. }
  150. /* get lvds_fp_timing entry
  151. * this function may return NULL if the corresponding entry is invalid
  152. */
  153. static const struct lvds_fp_timing *
  154. get_lvds_fp_timing(const struct bdb_header *bdb,
  155. const struct bdb_lvds_lfp_data *data,
  156. const struct bdb_lvds_lfp_data_ptrs *ptrs,
  157. int index)
  158. {
  159. size_t data_ofs = (const u8 *)data - (const u8 *)bdb;
  160. u16 data_size = ((const u16 *)data)[-1]; /* stored in header */
  161. size_t ofs;
  162. if (index >= ARRAY_SIZE(ptrs->ptr))
  163. return NULL;
  164. ofs = ptrs->ptr[index].fp_timing_offset;
  165. if (ofs < data_ofs ||
  166. ofs + sizeof(struct lvds_fp_timing) > data_ofs + data_size)
  167. return NULL;
  168. return (const struct lvds_fp_timing *)((const u8 *)bdb + ofs);
  169. }
  170. /* Try to find integrated panel data */
  171. static void
  172. parse_lfp_panel_data(struct drm_i915_private *dev_priv,
  173. const struct bdb_header *bdb)
  174. {
  175. const struct bdb_lvds_options *lvds_options;
  176. const struct bdb_lvds_lfp_data *lvds_lfp_data;
  177. const struct bdb_lvds_lfp_data_ptrs *lvds_lfp_data_ptrs;
  178. const struct lvds_dvo_timing *panel_dvo_timing;
  179. const struct lvds_fp_timing *fp_timing;
  180. struct drm_display_mode *panel_fixed_mode;
  181. int panel_type;
  182. int drrs_mode;
  183. int ret;
  184. lvds_options = find_section(bdb, BDB_LVDS_OPTIONS);
  185. if (!lvds_options)
  186. return;
  187. dev_priv->vbt.lvds_dither = lvds_options->pixel_dither;
  188. ret = intel_opregion_get_panel_type(dev_priv->dev);
  189. if (ret >= 0) {
  190. WARN_ON(ret > 0xf);
  191. panel_type = ret;
  192. DRM_DEBUG_KMS("Panel type: %d (OpRegion)\n", panel_type);
  193. } else {
  194. if (lvds_options->panel_type > 0xf) {
  195. DRM_DEBUG_KMS("Invalid VBT panel type 0x%x\n",
  196. lvds_options->panel_type);
  197. return;
  198. }
  199. panel_type = lvds_options->panel_type;
  200. DRM_DEBUG_KMS("Panel type: %d (VBT)\n", panel_type);
  201. }
  202. dev_priv->vbt.panel_type = panel_type;
  203. drrs_mode = (lvds_options->dps_panel_type_bits
  204. >> (panel_type * 2)) & MODE_MASK;
  205. /*
  206. * VBT has static DRRS = 0 and seamless DRRS = 2.
  207. * The below piece of code is required to adjust vbt.drrs_type
  208. * to match the enum drrs_support_type.
  209. */
  210. switch (drrs_mode) {
  211. case 0:
  212. dev_priv->vbt.drrs_type = STATIC_DRRS_SUPPORT;
  213. DRM_DEBUG_KMS("DRRS supported mode is static\n");
  214. break;
  215. case 2:
  216. dev_priv->vbt.drrs_type = SEAMLESS_DRRS_SUPPORT;
  217. DRM_DEBUG_KMS("DRRS supported mode is seamless\n");
  218. break;
  219. default:
  220. dev_priv->vbt.drrs_type = DRRS_NOT_SUPPORTED;
  221. DRM_DEBUG_KMS("DRRS not supported (VBT input)\n");
  222. break;
  223. }
  224. lvds_lfp_data = find_section(bdb, BDB_LVDS_LFP_DATA);
  225. if (!lvds_lfp_data)
  226. return;
  227. lvds_lfp_data_ptrs = find_section(bdb, BDB_LVDS_LFP_DATA_PTRS);
  228. if (!lvds_lfp_data_ptrs)
  229. return;
  230. dev_priv->vbt.lvds_vbt = 1;
  231. panel_dvo_timing = get_lvds_dvo_timing(lvds_lfp_data,
  232. lvds_lfp_data_ptrs,
  233. panel_type);
  234. panel_fixed_mode = kzalloc(sizeof(*panel_fixed_mode), GFP_KERNEL);
  235. if (!panel_fixed_mode)
  236. return;
  237. fill_detail_timing_data(panel_fixed_mode, panel_dvo_timing);
  238. dev_priv->vbt.lfp_lvds_vbt_mode = panel_fixed_mode;
  239. DRM_DEBUG_KMS("Found panel mode in BIOS VBT tables:\n");
  240. drm_mode_debug_printmodeline(panel_fixed_mode);
  241. fp_timing = get_lvds_fp_timing(bdb, lvds_lfp_data,
  242. lvds_lfp_data_ptrs,
  243. panel_type);
  244. if (fp_timing) {
  245. /* check the resolution, just to be sure */
  246. if (fp_timing->x_res == panel_fixed_mode->hdisplay &&
  247. fp_timing->y_res == panel_fixed_mode->vdisplay) {
  248. dev_priv->vbt.bios_lvds_val = fp_timing->lvds_reg_val;
  249. DRM_DEBUG_KMS("VBT initial LVDS value %x\n",
  250. dev_priv->vbt.bios_lvds_val);
  251. }
  252. }
  253. }
  254. static void
  255. parse_lfp_backlight(struct drm_i915_private *dev_priv,
  256. const struct bdb_header *bdb)
  257. {
  258. const struct bdb_lfp_backlight_data *backlight_data;
  259. const struct bdb_lfp_backlight_data_entry *entry;
  260. int panel_type = dev_priv->vbt.panel_type;
  261. backlight_data = find_section(bdb, BDB_LVDS_BACKLIGHT);
  262. if (!backlight_data)
  263. return;
  264. if (backlight_data->entry_size != sizeof(backlight_data->data[0])) {
  265. DRM_DEBUG_KMS("Unsupported backlight data entry size %u\n",
  266. backlight_data->entry_size);
  267. return;
  268. }
  269. entry = &backlight_data->data[panel_type];
  270. dev_priv->vbt.backlight.present = entry->type == BDB_BACKLIGHT_TYPE_PWM;
  271. if (!dev_priv->vbt.backlight.present) {
  272. DRM_DEBUG_KMS("PWM backlight not present in VBT (type %u)\n",
  273. entry->type);
  274. return;
  275. }
  276. dev_priv->vbt.backlight.pwm_freq_hz = entry->pwm_freq_hz;
  277. dev_priv->vbt.backlight.active_low_pwm = entry->active_low_pwm;
  278. dev_priv->vbt.backlight.min_brightness = entry->min_brightness;
  279. DRM_DEBUG_KMS("VBT backlight PWM modulation frequency %u Hz, "
  280. "active %s, min brightness %u, level %u\n",
  281. dev_priv->vbt.backlight.pwm_freq_hz,
  282. dev_priv->vbt.backlight.active_low_pwm ? "low" : "high",
  283. dev_priv->vbt.backlight.min_brightness,
  284. backlight_data->level[panel_type]);
  285. }
  286. /* Try to find sdvo panel data */
  287. static void
  288. parse_sdvo_panel_data(struct drm_i915_private *dev_priv,
  289. const struct bdb_header *bdb)
  290. {
  291. const struct lvds_dvo_timing *dvo_timing;
  292. struct drm_display_mode *panel_fixed_mode;
  293. int index;
  294. index = i915.vbt_sdvo_panel_type;
  295. if (index == -2) {
  296. DRM_DEBUG_KMS("Ignore SDVO panel mode from BIOS VBT tables.\n");
  297. return;
  298. }
  299. if (index == -1) {
  300. const struct bdb_sdvo_lvds_options *sdvo_lvds_options;
  301. sdvo_lvds_options = find_section(bdb, BDB_SDVO_LVDS_OPTIONS);
  302. if (!sdvo_lvds_options)
  303. return;
  304. index = sdvo_lvds_options->panel_type;
  305. }
  306. dvo_timing = find_section(bdb, BDB_SDVO_PANEL_DTDS);
  307. if (!dvo_timing)
  308. return;
  309. panel_fixed_mode = kzalloc(sizeof(*panel_fixed_mode), GFP_KERNEL);
  310. if (!panel_fixed_mode)
  311. return;
  312. fill_detail_timing_data(panel_fixed_mode, dvo_timing + index);
  313. dev_priv->vbt.sdvo_lvds_vbt_mode = panel_fixed_mode;
  314. DRM_DEBUG_KMS("Found SDVO panel mode in BIOS VBT tables:\n");
  315. drm_mode_debug_printmodeline(panel_fixed_mode);
  316. }
  317. static int intel_bios_ssc_frequency(struct drm_i915_private *dev_priv,
  318. bool alternate)
  319. {
  320. switch (INTEL_INFO(dev_priv)->gen) {
  321. case 2:
  322. return alternate ? 66667 : 48000;
  323. case 3:
  324. case 4:
  325. return alternate ? 100000 : 96000;
  326. default:
  327. return alternate ? 100000 : 120000;
  328. }
  329. }
  330. static void
  331. parse_general_features(struct drm_i915_private *dev_priv,
  332. const struct bdb_header *bdb)
  333. {
  334. const struct bdb_general_features *general;
  335. general = find_section(bdb, BDB_GENERAL_FEATURES);
  336. if (!general)
  337. return;
  338. dev_priv->vbt.int_tv_support = general->int_tv_support;
  339. /* int_crt_support can't be trusted on earlier platforms */
  340. if (bdb->version >= 155 &&
  341. (HAS_DDI(dev_priv) || IS_VALLEYVIEW(dev_priv)))
  342. dev_priv->vbt.int_crt_support = general->int_crt_support;
  343. dev_priv->vbt.lvds_use_ssc = general->enable_ssc;
  344. dev_priv->vbt.lvds_ssc_freq =
  345. intel_bios_ssc_frequency(dev_priv, general->ssc_freq);
  346. dev_priv->vbt.display_clock_mode = general->display_clock_mode;
  347. dev_priv->vbt.fdi_rx_polarity_inverted = general->fdi_rx_polarity_inverted;
  348. DRM_DEBUG_KMS("BDB_GENERAL_FEATURES int_tv_support %d int_crt_support %d lvds_use_ssc %d lvds_ssc_freq %d display_clock_mode %d fdi_rx_polarity_inverted %d\n",
  349. dev_priv->vbt.int_tv_support,
  350. dev_priv->vbt.int_crt_support,
  351. dev_priv->vbt.lvds_use_ssc,
  352. dev_priv->vbt.lvds_ssc_freq,
  353. dev_priv->vbt.display_clock_mode,
  354. dev_priv->vbt.fdi_rx_polarity_inverted);
  355. }
  356. static void
  357. parse_general_definitions(struct drm_i915_private *dev_priv,
  358. const struct bdb_header *bdb)
  359. {
  360. const struct bdb_general_definitions *general;
  361. general = find_section(bdb, BDB_GENERAL_DEFINITIONS);
  362. if (general) {
  363. u16 block_size = get_blocksize(general);
  364. if (block_size >= sizeof(*general)) {
  365. int bus_pin = general->crt_ddc_gmbus_pin;
  366. DRM_DEBUG_KMS("crt_ddc_bus_pin: %d\n", bus_pin);
  367. if (intel_gmbus_is_valid_pin(dev_priv, bus_pin))
  368. dev_priv->vbt.crt_ddc_pin = bus_pin;
  369. } else {
  370. DRM_DEBUG_KMS("BDB_GD too small (%d). Invalid.\n",
  371. block_size);
  372. }
  373. }
  374. }
  375. static const union child_device_config *
  376. child_device_ptr(const struct bdb_general_definitions *p_defs, int i)
  377. {
  378. return (const void *) &p_defs->devices[i * p_defs->child_dev_size];
  379. }
  380. static void
  381. parse_sdvo_device_mapping(struct drm_i915_private *dev_priv,
  382. const struct bdb_header *bdb)
  383. {
  384. struct sdvo_device_mapping *p_mapping;
  385. const struct bdb_general_definitions *p_defs;
  386. const struct old_child_dev_config *child; /* legacy */
  387. int i, child_device_num, count;
  388. u16 block_size;
  389. p_defs = find_section(bdb, BDB_GENERAL_DEFINITIONS);
  390. if (!p_defs) {
  391. DRM_DEBUG_KMS("No general definition block is found, unable to construct sdvo mapping.\n");
  392. return;
  393. }
  394. /*
  395. * Only parse SDVO mappings when the general definitions block child
  396. * device size matches that of the *legacy* child device config
  397. * struct. Thus, SDVO mapping will be skipped for newer VBT.
  398. */
  399. if (p_defs->child_dev_size != sizeof(*child)) {
  400. DRM_DEBUG_KMS("Unsupported child device size for SDVO mapping.\n");
  401. return;
  402. }
  403. /* get the block size of general definitions */
  404. block_size = get_blocksize(p_defs);
  405. /* get the number of child device */
  406. child_device_num = (block_size - sizeof(*p_defs)) /
  407. p_defs->child_dev_size;
  408. count = 0;
  409. for (i = 0; i < child_device_num; i++) {
  410. child = &child_device_ptr(p_defs, i)->old;
  411. if (!child->device_type) {
  412. /* skip the device block if device type is invalid */
  413. continue;
  414. }
  415. if (child->slave_addr != SLAVE_ADDR1 &&
  416. child->slave_addr != SLAVE_ADDR2) {
  417. /*
  418. * If the slave address is neither 0x70 nor 0x72,
  419. * it is not a SDVO device. Skip it.
  420. */
  421. continue;
  422. }
  423. if (child->dvo_port != DEVICE_PORT_DVOB &&
  424. child->dvo_port != DEVICE_PORT_DVOC) {
  425. /* skip the incorrect SDVO port */
  426. DRM_DEBUG_KMS("Incorrect SDVO port. Skip it\n");
  427. continue;
  428. }
  429. DRM_DEBUG_KMS("the SDVO device with slave addr %2x is found on"
  430. " %s port\n",
  431. child->slave_addr,
  432. (child->dvo_port == DEVICE_PORT_DVOB) ?
  433. "SDVOB" : "SDVOC");
  434. p_mapping = &dev_priv->vbt.sdvo_mappings[child->dvo_port - 1];
  435. if (!p_mapping->initialized) {
  436. p_mapping->dvo_port = child->dvo_port;
  437. p_mapping->slave_addr = child->slave_addr;
  438. p_mapping->dvo_wiring = child->dvo_wiring;
  439. p_mapping->ddc_pin = child->ddc_pin;
  440. p_mapping->i2c_pin = child->i2c_pin;
  441. p_mapping->initialized = 1;
  442. DRM_DEBUG_KMS("SDVO device: dvo=%x, addr=%x, wiring=%d, ddc_pin=%d, i2c_pin=%d\n",
  443. p_mapping->dvo_port,
  444. p_mapping->slave_addr,
  445. p_mapping->dvo_wiring,
  446. p_mapping->ddc_pin,
  447. p_mapping->i2c_pin);
  448. } else {
  449. DRM_DEBUG_KMS("Maybe one SDVO port is shared by "
  450. "two SDVO device.\n");
  451. }
  452. if (child->slave2_addr) {
  453. /* Maybe this is a SDVO device with multiple inputs */
  454. /* And the mapping info is not added */
  455. DRM_DEBUG_KMS("there exists the slave2_addr. Maybe this"
  456. " is a SDVO device with multiple inputs.\n");
  457. }
  458. count++;
  459. }
  460. if (!count) {
  461. /* No SDVO device info is found */
  462. DRM_DEBUG_KMS("No SDVO device info is found in VBT\n");
  463. }
  464. return;
  465. }
  466. static void
  467. parse_driver_features(struct drm_i915_private *dev_priv,
  468. const struct bdb_header *bdb)
  469. {
  470. const struct bdb_driver_features *driver;
  471. driver = find_section(bdb, BDB_DRIVER_FEATURES);
  472. if (!driver)
  473. return;
  474. if (driver->lvds_config == BDB_DRIVER_FEATURE_EDP)
  475. dev_priv->vbt.edp.support = 1;
  476. DRM_DEBUG_KMS("DRRS State Enabled:%d\n", driver->drrs_enabled);
  477. /*
  478. * If DRRS is not supported, drrs_type has to be set to 0.
  479. * This is because, VBT is configured in such a way that
  480. * static DRRS is 0 and DRRS not supported is represented by
  481. * driver->drrs_enabled=false
  482. */
  483. if (!driver->drrs_enabled)
  484. dev_priv->vbt.drrs_type = DRRS_NOT_SUPPORTED;
  485. }
  486. static void
  487. parse_edp(struct drm_i915_private *dev_priv, const struct bdb_header *bdb)
  488. {
  489. const struct bdb_edp *edp;
  490. const struct edp_power_seq *edp_pps;
  491. const struct edp_link_params *edp_link_params;
  492. int panel_type = dev_priv->vbt.panel_type;
  493. edp = find_section(bdb, BDB_EDP);
  494. if (!edp) {
  495. if (dev_priv->vbt.edp.support)
  496. DRM_DEBUG_KMS("No eDP BDB found but eDP panel supported.\n");
  497. return;
  498. }
  499. switch ((edp->color_depth >> (panel_type * 2)) & 3) {
  500. case EDP_18BPP:
  501. dev_priv->vbt.edp.bpp = 18;
  502. break;
  503. case EDP_24BPP:
  504. dev_priv->vbt.edp.bpp = 24;
  505. break;
  506. case EDP_30BPP:
  507. dev_priv->vbt.edp.bpp = 30;
  508. break;
  509. }
  510. /* Get the eDP sequencing and link info */
  511. edp_pps = &edp->power_seqs[panel_type];
  512. edp_link_params = &edp->link_params[panel_type];
  513. dev_priv->vbt.edp.pps = *edp_pps;
  514. switch (edp_link_params->rate) {
  515. case EDP_RATE_1_62:
  516. dev_priv->vbt.edp.rate = DP_LINK_BW_1_62;
  517. break;
  518. case EDP_RATE_2_7:
  519. dev_priv->vbt.edp.rate = DP_LINK_BW_2_7;
  520. break;
  521. default:
  522. DRM_DEBUG_KMS("VBT has unknown eDP link rate value %u\n",
  523. edp_link_params->rate);
  524. break;
  525. }
  526. switch (edp_link_params->lanes) {
  527. case EDP_LANE_1:
  528. dev_priv->vbt.edp.lanes = 1;
  529. break;
  530. case EDP_LANE_2:
  531. dev_priv->vbt.edp.lanes = 2;
  532. break;
  533. case EDP_LANE_4:
  534. dev_priv->vbt.edp.lanes = 4;
  535. break;
  536. default:
  537. DRM_DEBUG_KMS("VBT has unknown eDP lane count value %u\n",
  538. edp_link_params->lanes);
  539. break;
  540. }
  541. switch (edp_link_params->preemphasis) {
  542. case EDP_PREEMPHASIS_NONE:
  543. dev_priv->vbt.edp.preemphasis = DP_TRAIN_PRE_EMPH_LEVEL_0;
  544. break;
  545. case EDP_PREEMPHASIS_3_5dB:
  546. dev_priv->vbt.edp.preemphasis = DP_TRAIN_PRE_EMPH_LEVEL_1;
  547. break;
  548. case EDP_PREEMPHASIS_6dB:
  549. dev_priv->vbt.edp.preemphasis = DP_TRAIN_PRE_EMPH_LEVEL_2;
  550. break;
  551. case EDP_PREEMPHASIS_9_5dB:
  552. dev_priv->vbt.edp.preemphasis = DP_TRAIN_PRE_EMPH_LEVEL_3;
  553. break;
  554. default:
  555. DRM_DEBUG_KMS("VBT has unknown eDP pre-emphasis value %u\n",
  556. edp_link_params->preemphasis);
  557. break;
  558. }
  559. switch (edp_link_params->vswing) {
  560. case EDP_VSWING_0_4V:
  561. dev_priv->vbt.edp.vswing = DP_TRAIN_VOLTAGE_SWING_LEVEL_0;
  562. break;
  563. case EDP_VSWING_0_6V:
  564. dev_priv->vbt.edp.vswing = DP_TRAIN_VOLTAGE_SWING_LEVEL_1;
  565. break;
  566. case EDP_VSWING_0_8V:
  567. dev_priv->vbt.edp.vswing = DP_TRAIN_VOLTAGE_SWING_LEVEL_2;
  568. break;
  569. case EDP_VSWING_1_2V:
  570. dev_priv->vbt.edp.vswing = DP_TRAIN_VOLTAGE_SWING_LEVEL_3;
  571. break;
  572. default:
  573. DRM_DEBUG_KMS("VBT has unknown eDP voltage swing value %u\n",
  574. edp_link_params->vswing);
  575. break;
  576. }
  577. if (bdb->version >= 173) {
  578. uint8_t vswing;
  579. /* Don't read from VBT if module parameter has valid value*/
  580. if (i915.edp_vswing) {
  581. dev_priv->vbt.edp.low_vswing = i915.edp_vswing == 1;
  582. } else {
  583. vswing = (edp->edp_vswing_preemph >> (panel_type * 4)) & 0xF;
  584. dev_priv->vbt.edp.low_vswing = vswing == 0;
  585. }
  586. }
  587. }
  588. static void
  589. parse_psr(struct drm_i915_private *dev_priv, const struct bdb_header *bdb)
  590. {
  591. const struct bdb_psr *psr;
  592. const struct psr_table *psr_table;
  593. int panel_type = dev_priv->vbt.panel_type;
  594. psr = find_section(bdb, BDB_PSR);
  595. if (!psr) {
  596. DRM_DEBUG_KMS("No PSR BDB found.\n");
  597. return;
  598. }
  599. psr_table = &psr->psr_table[panel_type];
  600. dev_priv->vbt.psr.full_link = psr_table->full_link;
  601. dev_priv->vbt.psr.require_aux_wakeup = psr_table->require_aux_to_wakeup;
  602. /* Allowed VBT values goes from 0 to 15 */
  603. dev_priv->vbt.psr.idle_frames = psr_table->idle_frames < 0 ? 0 :
  604. psr_table->idle_frames > 15 ? 15 : psr_table->idle_frames;
  605. switch (psr_table->lines_to_wait) {
  606. case 0:
  607. dev_priv->vbt.psr.lines_to_wait = PSR_0_LINES_TO_WAIT;
  608. break;
  609. case 1:
  610. dev_priv->vbt.psr.lines_to_wait = PSR_1_LINE_TO_WAIT;
  611. break;
  612. case 2:
  613. dev_priv->vbt.psr.lines_to_wait = PSR_4_LINES_TO_WAIT;
  614. break;
  615. case 3:
  616. dev_priv->vbt.psr.lines_to_wait = PSR_8_LINES_TO_WAIT;
  617. break;
  618. default:
  619. DRM_DEBUG_KMS("VBT has unknown PSR lines to wait %u\n",
  620. psr_table->lines_to_wait);
  621. break;
  622. }
  623. dev_priv->vbt.psr.tp1_wakeup_time = psr_table->tp1_wakeup_time;
  624. dev_priv->vbt.psr.tp2_tp3_wakeup_time = psr_table->tp2_tp3_wakeup_time;
  625. }
  626. static void
  627. parse_mipi_config(struct drm_i915_private *dev_priv,
  628. const struct bdb_header *bdb)
  629. {
  630. const struct bdb_mipi_config *start;
  631. const struct mipi_config *config;
  632. const struct mipi_pps_data *pps;
  633. int panel_type = dev_priv->vbt.panel_type;
  634. /* parse MIPI blocks only if LFP type is MIPI */
  635. if (!intel_bios_is_dsi_present(dev_priv, NULL))
  636. return;
  637. /* Initialize this to undefined indicating no generic MIPI support */
  638. dev_priv->vbt.dsi.panel_id = MIPI_DSI_UNDEFINED_PANEL_ID;
  639. /* Block #40 is already parsed and panel_fixed_mode is
  640. * stored in dev_priv->lfp_lvds_vbt_mode
  641. * resuse this when needed
  642. */
  643. /* Parse #52 for panel index used from panel_type already
  644. * parsed
  645. */
  646. start = find_section(bdb, BDB_MIPI_CONFIG);
  647. if (!start) {
  648. DRM_DEBUG_KMS("No MIPI config BDB found");
  649. return;
  650. }
  651. DRM_DEBUG_DRIVER("Found MIPI Config block, panel index = %d\n",
  652. panel_type);
  653. /*
  654. * get hold of the correct configuration block and pps data as per
  655. * the panel_type as index
  656. */
  657. config = &start->config[panel_type];
  658. pps = &start->pps[panel_type];
  659. /* store as of now full data. Trim when we realise all is not needed */
  660. dev_priv->vbt.dsi.config = kmemdup(config, sizeof(struct mipi_config), GFP_KERNEL);
  661. if (!dev_priv->vbt.dsi.config)
  662. return;
  663. dev_priv->vbt.dsi.pps = kmemdup(pps, sizeof(struct mipi_pps_data), GFP_KERNEL);
  664. if (!dev_priv->vbt.dsi.pps) {
  665. kfree(dev_priv->vbt.dsi.config);
  666. return;
  667. }
  668. /* We have mandatory mipi config blocks. Initialize as generic panel */
  669. dev_priv->vbt.dsi.panel_id = MIPI_DSI_GENERIC_PANEL_ID;
  670. }
  671. /* Find the sequence block and size for the given panel. */
  672. static const u8 *
  673. find_panel_sequence_block(const struct bdb_mipi_sequence *sequence,
  674. u16 panel_id, u32 *seq_size)
  675. {
  676. u32 total = get_blocksize(sequence);
  677. const u8 *data = &sequence->data[0];
  678. u8 current_id;
  679. u32 current_size;
  680. int header_size = sequence->version >= 3 ? 5 : 3;
  681. int index = 0;
  682. int i;
  683. /* skip new block size */
  684. if (sequence->version >= 3)
  685. data += 4;
  686. for (i = 0; i < MAX_MIPI_CONFIGURATIONS && index < total; i++) {
  687. if (index + header_size > total) {
  688. DRM_ERROR("Invalid sequence block (header)\n");
  689. return NULL;
  690. }
  691. current_id = *(data + index);
  692. if (sequence->version >= 3)
  693. current_size = *((const u32 *)(data + index + 1));
  694. else
  695. current_size = *((const u16 *)(data + index + 1));
  696. index += header_size;
  697. if (index + current_size > total) {
  698. DRM_ERROR("Invalid sequence block\n");
  699. return NULL;
  700. }
  701. if (current_id == panel_id) {
  702. *seq_size = current_size;
  703. return data + index;
  704. }
  705. index += current_size;
  706. }
  707. DRM_ERROR("Sequence block detected but no valid configuration\n");
  708. return NULL;
  709. }
  710. static int goto_next_sequence(const u8 *data, int index, int total)
  711. {
  712. u16 len;
  713. /* Skip Sequence Byte. */
  714. for (index = index + 1; index < total; index += len) {
  715. u8 operation_byte = *(data + index);
  716. index++;
  717. switch (operation_byte) {
  718. case MIPI_SEQ_ELEM_END:
  719. return index;
  720. case MIPI_SEQ_ELEM_SEND_PKT:
  721. if (index + 4 > total)
  722. return 0;
  723. len = *((const u16 *)(data + index + 2)) + 4;
  724. break;
  725. case MIPI_SEQ_ELEM_DELAY:
  726. len = 4;
  727. break;
  728. case MIPI_SEQ_ELEM_GPIO:
  729. len = 2;
  730. break;
  731. case MIPI_SEQ_ELEM_I2C:
  732. if (index + 7 > total)
  733. return 0;
  734. len = *(data + index + 6) + 7;
  735. break;
  736. default:
  737. DRM_ERROR("Unknown operation byte\n");
  738. return 0;
  739. }
  740. }
  741. return 0;
  742. }
  743. static int goto_next_sequence_v3(const u8 *data, int index, int total)
  744. {
  745. int seq_end;
  746. u16 len;
  747. u32 size_of_sequence;
  748. /*
  749. * Could skip sequence based on Size of Sequence alone, but also do some
  750. * checking on the structure.
  751. */
  752. if (total < 5) {
  753. DRM_ERROR("Too small sequence size\n");
  754. return 0;
  755. }
  756. /* Skip Sequence Byte. */
  757. index++;
  758. /*
  759. * Size of Sequence. Excludes the Sequence Byte and the size itself,
  760. * includes MIPI_SEQ_ELEM_END byte, excludes the final MIPI_SEQ_END
  761. * byte.
  762. */
  763. size_of_sequence = *((const uint32_t *)(data + index));
  764. index += 4;
  765. seq_end = index + size_of_sequence;
  766. if (seq_end > total) {
  767. DRM_ERROR("Invalid sequence size\n");
  768. return 0;
  769. }
  770. for (; index < total; index += len) {
  771. u8 operation_byte = *(data + index);
  772. index++;
  773. if (operation_byte == MIPI_SEQ_ELEM_END) {
  774. if (index != seq_end) {
  775. DRM_ERROR("Invalid element structure\n");
  776. return 0;
  777. }
  778. return index;
  779. }
  780. len = *(data + index);
  781. index++;
  782. /*
  783. * FIXME: Would be nice to check elements like for v1/v2 in
  784. * goto_next_sequence() above.
  785. */
  786. switch (operation_byte) {
  787. case MIPI_SEQ_ELEM_SEND_PKT:
  788. case MIPI_SEQ_ELEM_DELAY:
  789. case MIPI_SEQ_ELEM_GPIO:
  790. case MIPI_SEQ_ELEM_I2C:
  791. case MIPI_SEQ_ELEM_SPI:
  792. case MIPI_SEQ_ELEM_PMIC:
  793. break;
  794. default:
  795. DRM_ERROR("Unknown operation byte %u\n",
  796. operation_byte);
  797. break;
  798. }
  799. }
  800. return 0;
  801. }
  802. static void
  803. parse_mipi_sequence(struct drm_i915_private *dev_priv,
  804. const struct bdb_header *bdb)
  805. {
  806. int panel_type = dev_priv->vbt.panel_type;
  807. const struct bdb_mipi_sequence *sequence;
  808. const u8 *seq_data;
  809. u32 seq_size;
  810. u8 *data;
  811. int index = 0;
  812. /* Only our generic panel driver uses the sequence block. */
  813. if (dev_priv->vbt.dsi.panel_id != MIPI_DSI_GENERIC_PANEL_ID)
  814. return;
  815. sequence = find_section(bdb, BDB_MIPI_SEQUENCE);
  816. if (!sequence) {
  817. DRM_DEBUG_KMS("No MIPI Sequence found, parsing complete\n");
  818. return;
  819. }
  820. /* Fail gracefully for forward incompatible sequence block. */
  821. if (sequence->version >= 4) {
  822. DRM_ERROR("Unable to parse MIPI Sequence Block v%u\n",
  823. sequence->version);
  824. return;
  825. }
  826. DRM_DEBUG_DRIVER("Found MIPI sequence block v%u\n", sequence->version);
  827. seq_data = find_panel_sequence_block(sequence, panel_type, &seq_size);
  828. if (!seq_data)
  829. return;
  830. data = kmemdup(seq_data, seq_size, GFP_KERNEL);
  831. if (!data)
  832. return;
  833. /* Parse the sequences, store pointers to each sequence. */
  834. for (;;) {
  835. u8 seq_id = *(data + index);
  836. if (seq_id == MIPI_SEQ_END)
  837. break;
  838. if (seq_id >= MIPI_SEQ_MAX) {
  839. DRM_ERROR("Unknown sequence %u\n", seq_id);
  840. goto err;
  841. }
  842. dev_priv->vbt.dsi.sequence[seq_id] = data + index;
  843. if (sequence->version >= 3)
  844. index = goto_next_sequence_v3(data, index, seq_size);
  845. else
  846. index = goto_next_sequence(data, index, seq_size);
  847. if (!index) {
  848. DRM_ERROR("Invalid sequence %u\n", seq_id);
  849. goto err;
  850. }
  851. }
  852. dev_priv->vbt.dsi.data = data;
  853. dev_priv->vbt.dsi.size = seq_size;
  854. dev_priv->vbt.dsi.seq_version = sequence->version;
  855. DRM_DEBUG_DRIVER("MIPI related VBT parsing complete\n");
  856. return;
  857. err:
  858. kfree(data);
  859. memset(dev_priv->vbt.dsi.sequence, 0, sizeof(dev_priv->vbt.dsi.sequence));
  860. }
  861. static u8 translate_iboost(u8 val)
  862. {
  863. static const u8 mapping[] = { 1, 3, 7 }; /* See VBT spec */
  864. if (val >= ARRAY_SIZE(mapping)) {
  865. DRM_DEBUG_KMS("Unsupported I_boost value found in VBT (%d), display may not work properly\n", val);
  866. return 0;
  867. }
  868. return mapping[val];
  869. }
  870. static void parse_ddi_port(struct drm_i915_private *dev_priv, enum port port,
  871. const struct bdb_header *bdb)
  872. {
  873. union child_device_config *it, *child = NULL;
  874. struct ddi_vbt_port_info *info = &dev_priv->vbt.ddi_port_info[port];
  875. uint8_t hdmi_level_shift;
  876. int i, j;
  877. bool is_dvi, is_hdmi, is_dp, is_edp, is_crt;
  878. uint8_t aux_channel, ddc_pin;
  879. /* Each DDI port can have more than one value on the "DVO Port" field,
  880. * so look for all the possible values for each port and abort if more
  881. * than one is found. */
  882. int dvo_ports[][3] = {
  883. {DVO_PORT_HDMIA, DVO_PORT_DPA, -1},
  884. {DVO_PORT_HDMIB, DVO_PORT_DPB, -1},
  885. {DVO_PORT_HDMIC, DVO_PORT_DPC, -1},
  886. {DVO_PORT_HDMID, DVO_PORT_DPD, -1},
  887. {DVO_PORT_CRT, DVO_PORT_HDMIE, DVO_PORT_DPE},
  888. };
  889. /* Find the child device to use, abort if more than one found. */
  890. for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
  891. it = dev_priv->vbt.child_dev + i;
  892. for (j = 0; j < 3; j++) {
  893. if (dvo_ports[port][j] == -1)
  894. break;
  895. if (it->common.dvo_port == dvo_ports[port][j]) {
  896. if (child) {
  897. DRM_DEBUG_KMS("More than one child device for port %c in VBT.\n",
  898. port_name(port));
  899. return;
  900. }
  901. child = it;
  902. }
  903. }
  904. }
  905. if (!child)
  906. return;
  907. aux_channel = child->raw[25];
  908. ddc_pin = child->common.ddc_pin;
  909. is_dvi = child->common.device_type & DEVICE_TYPE_TMDS_DVI_SIGNALING;
  910. is_dp = child->common.device_type & DEVICE_TYPE_DISPLAYPORT_OUTPUT;
  911. is_crt = child->common.device_type & DEVICE_TYPE_ANALOG_OUTPUT;
  912. is_hdmi = is_dvi && (child->common.device_type & DEVICE_TYPE_NOT_HDMI_OUTPUT) == 0;
  913. is_edp = is_dp && (child->common.device_type & DEVICE_TYPE_INTERNAL_CONNECTOR);
  914. info->supports_dvi = is_dvi;
  915. info->supports_hdmi = is_hdmi;
  916. info->supports_dp = is_dp;
  917. DRM_DEBUG_KMS("Port %c VBT info: DP:%d HDMI:%d DVI:%d EDP:%d CRT:%d\n",
  918. port_name(port), is_dp, is_hdmi, is_dvi, is_edp, is_crt);
  919. if (is_edp && is_dvi)
  920. DRM_DEBUG_KMS("Internal DP port %c is TMDS compatible\n",
  921. port_name(port));
  922. if (is_crt && port != PORT_E)
  923. DRM_DEBUG_KMS("Port %c is analog\n", port_name(port));
  924. if (is_crt && (is_dvi || is_dp))
  925. DRM_DEBUG_KMS("Analog port %c is also DP or TMDS compatible\n",
  926. port_name(port));
  927. if (is_dvi && (port == PORT_A || port == PORT_E))
  928. DRM_DEBUG_KMS("Port %c is TMDS compatible\n", port_name(port));
  929. if (!is_dvi && !is_dp && !is_crt)
  930. DRM_DEBUG_KMS("Port %c is not DP/TMDS/CRT compatible\n",
  931. port_name(port));
  932. if (is_edp && (port == PORT_B || port == PORT_C || port == PORT_E))
  933. DRM_DEBUG_KMS("Port %c is internal DP\n", port_name(port));
  934. if (is_dvi) {
  935. if (port == PORT_E) {
  936. info->alternate_ddc_pin = ddc_pin;
  937. /* if DDIE share ddc pin with other port, then
  938. * dvi/hdmi couldn't exist on the shared port.
  939. * Otherwise they share the same ddc bin and system
  940. * couldn't communicate with them seperately. */
  941. if (ddc_pin == DDC_PIN_B) {
  942. dev_priv->vbt.ddi_port_info[PORT_B].supports_dvi = 0;
  943. dev_priv->vbt.ddi_port_info[PORT_B].supports_hdmi = 0;
  944. } else if (ddc_pin == DDC_PIN_C) {
  945. dev_priv->vbt.ddi_port_info[PORT_C].supports_dvi = 0;
  946. dev_priv->vbt.ddi_port_info[PORT_C].supports_hdmi = 0;
  947. } else if (ddc_pin == DDC_PIN_D) {
  948. dev_priv->vbt.ddi_port_info[PORT_D].supports_dvi = 0;
  949. dev_priv->vbt.ddi_port_info[PORT_D].supports_hdmi = 0;
  950. }
  951. } else if (ddc_pin == DDC_PIN_B && port != PORT_B)
  952. DRM_DEBUG_KMS("Unexpected DDC pin for port B\n");
  953. else if (ddc_pin == DDC_PIN_C && port != PORT_C)
  954. DRM_DEBUG_KMS("Unexpected DDC pin for port C\n");
  955. else if (ddc_pin == DDC_PIN_D && port != PORT_D)
  956. DRM_DEBUG_KMS("Unexpected DDC pin for port D\n");
  957. }
  958. if (is_dp) {
  959. if (port == PORT_E) {
  960. info->alternate_aux_channel = aux_channel;
  961. /* if DDIE share aux channel with other port, then
  962. * DP couldn't exist on the shared port. Otherwise
  963. * they share the same aux channel and system
  964. * couldn't communicate with them seperately. */
  965. if (aux_channel == DP_AUX_A)
  966. dev_priv->vbt.ddi_port_info[PORT_A].supports_dp = 0;
  967. else if (aux_channel == DP_AUX_B)
  968. dev_priv->vbt.ddi_port_info[PORT_B].supports_dp = 0;
  969. else if (aux_channel == DP_AUX_C)
  970. dev_priv->vbt.ddi_port_info[PORT_C].supports_dp = 0;
  971. else if (aux_channel == DP_AUX_D)
  972. dev_priv->vbt.ddi_port_info[PORT_D].supports_dp = 0;
  973. }
  974. else if (aux_channel == DP_AUX_A && port != PORT_A)
  975. DRM_DEBUG_KMS("Unexpected AUX channel for port A\n");
  976. else if (aux_channel == DP_AUX_B && port != PORT_B)
  977. DRM_DEBUG_KMS("Unexpected AUX channel for port B\n");
  978. else if (aux_channel == DP_AUX_C && port != PORT_C)
  979. DRM_DEBUG_KMS("Unexpected AUX channel for port C\n");
  980. else if (aux_channel == DP_AUX_D && port != PORT_D)
  981. DRM_DEBUG_KMS("Unexpected AUX channel for port D\n");
  982. }
  983. if (bdb->version >= 158) {
  984. /* The VBT HDMI level shift values match the table we have. */
  985. hdmi_level_shift = child->raw[7] & 0xF;
  986. DRM_DEBUG_KMS("VBT HDMI level shift for port %c: %d\n",
  987. port_name(port),
  988. hdmi_level_shift);
  989. info->hdmi_level_shift = hdmi_level_shift;
  990. }
  991. /* Parse the I_boost config for SKL and above */
  992. if (bdb->version >= 196 && child->common.iboost) {
  993. info->dp_boost_level = translate_iboost(child->common.iboost_level & 0xF);
  994. DRM_DEBUG_KMS("VBT (e)DP boost level for port %c: %d\n",
  995. port_name(port), info->dp_boost_level);
  996. info->hdmi_boost_level = translate_iboost(child->common.iboost_level >> 4);
  997. DRM_DEBUG_KMS("VBT HDMI boost level for port %c: %d\n",
  998. port_name(port), info->hdmi_boost_level);
  999. }
  1000. }
  1001. static void parse_ddi_ports(struct drm_i915_private *dev_priv,
  1002. const struct bdb_header *bdb)
  1003. {
  1004. enum port port;
  1005. if (!HAS_DDI(dev_priv))
  1006. return;
  1007. if (!dev_priv->vbt.child_dev_num)
  1008. return;
  1009. if (bdb->version < 155)
  1010. return;
  1011. for (port = PORT_A; port < I915_MAX_PORTS; port++)
  1012. parse_ddi_port(dev_priv, port, bdb);
  1013. }
  1014. static void
  1015. parse_device_mapping(struct drm_i915_private *dev_priv,
  1016. const struct bdb_header *bdb)
  1017. {
  1018. const struct bdb_general_definitions *p_defs;
  1019. const union child_device_config *p_child;
  1020. union child_device_config *child_dev_ptr;
  1021. int i, child_device_num, count;
  1022. u8 expected_size;
  1023. u16 block_size;
  1024. p_defs = find_section(bdb, BDB_GENERAL_DEFINITIONS);
  1025. if (!p_defs) {
  1026. DRM_DEBUG_KMS("No general definition block is found, no devices defined.\n");
  1027. return;
  1028. }
  1029. if (bdb->version < 106) {
  1030. expected_size = 22;
  1031. } else if (bdb->version < 109) {
  1032. expected_size = 27;
  1033. } else if (bdb->version < 195) {
  1034. BUILD_BUG_ON(sizeof(struct old_child_dev_config) != 33);
  1035. expected_size = sizeof(struct old_child_dev_config);
  1036. } else if (bdb->version == 195) {
  1037. expected_size = 37;
  1038. } else if (bdb->version <= 197) {
  1039. expected_size = 38;
  1040. } else {
  1041. expected_size = 38;
  1042. BUILD_BUG_ON(sizeof(*p_child) < 38);
  1043. DRM_DEBUG_DRIVER("Expected child device config size for VBT version %u not known; assuming %u\n",
  1044. bdb->version, expected_size);
  1045. }
  1046. /* Flag an error for unexpected size, but continue anyway. */
  1047. if (p_defs->child_dev_size != expected_size)
  1048. DRM_ERROR("Unexpected child device config size %u (expected %u for VBT version %u)\n",
  1049. p_defs->child_dev_size, expected_size, bdb->version);
  1050. /* The legacy sized child device config is the minimum we need. */
  1051. if (p_defs->child_dev_size < sizeof(struct old_child_dev_config)) {
  1052. DRM_DEBUG_KMS("Child device config size %u is too small.\n",
  1053. p_defs->child_dev_size);
  1054. return;
  1055. }
  1056. /* get the block size of general definitions */
  1057. block_size = get_blocksize(p_defs);
  1058. /* get the number of child device */
  1059. child_device_num = (block_size - sizeof(*p_defs)) /
  1060. p_defs->child_dev_size;
  1061. count = 0;
  1062. /* get the number of child device that is present */
  1063. for (i = 0; i < child_device_num; i++) {
  1064. p_child = child_device_ptr(p_defs, i);
  1065. if (!p_child->common.device_type) {
  1066. /* skip the device block if device type is invalid */
  1067. continue;
  1068. }
  1069. count++;
  1070. }
  1071. if (!count) {
  1072. DRM_DEBUG_KMS("no child dev is parsed from VBT\n");
  1073. return;
  1074. }
  1075. dev_priv->vbt.child_dev = kcalloc(count, sizeof(*p_child), GFP_KERNEL);
  1076. if (!dev_priv->vbt.child_dev) {
  1077. DRM_DEBUG_KMS("No memory space for child device\n");
  1078. return;
  1079. }
  1080. dev_priv->vbt.child_dev_num = count;
  1081. count = 0;
  1082. for (i = 0; i < child_device_num; i++) {
  1083. p_child = child_device_ptr(p_defs, i);
  1084. if (!p_child->common.device_type) {
  1085. /* skip the device block if device type is invalid */
  1086. continue;
  1087. }
  1088. child_dev_ptr = dev_priv->vbt.child_dev + count;
  1089. count++;
  1090. /*
  1091. * Copy as much as we know (sizeof) and is available
  1092. * (child_dev_size) of the child device. Accessing the data must
  1093. * depend on VBT version.
  1094. */
  1095. memcpy(child_dev_ptr, p_child,
  1096. min_t(size_t, p_defs->child_dev_size, sizeof(*p_child)));
  1097. /*
  1098. * copied full block, now init values when they are not
  1099. * available in current version
  1100. */
  1101. if (bdb->version < 196) {
  1102. /* Set default values for bits added from v196 */
  1103. child_dev_ptr->common.iboost = 0;
  1104. child_dev_ptr->common.hpd_invert = 0;
  1105. }
  1106. if (bdb->version < 192)
  1107. child_dev_ptr->common.lspcon = 0;
  1108. }
  1109. return;
  1110. }
  1111. static void
  1112. init_vbt_defaults(struct drm_i915_private *dev_priv)
  1113. {
  1114. enum port port;
  1115. dev_priv->vbt.crt_ddc_pin = GMBUS_PIN_VGADDC;
  1116. /* Default to having backlight */
  1117. dev_priv->vbt.backlight.present = true;
  1118. /* LFP panel data */
  1119. dev_priv->vbt.lvds_dither = 1;
  1120. dev_priv->vbt.lvds_vbt = 0;
  1121. /* SDVO panel data */
  1122. dev_priv->vbt.sdvo_lvds_vbt_mode = NULL;
  1123. /* general features */
  1124. dev_priv->vbt.int_tv_support = 1;
  1125. dev_priv->vbt.int_crt_support = 1;
  1126. /* Default to using SSC */
  1127. dev_priv->vbt.lvds_use_ssc = 1;
  1128. /*
  1129. * Core/SandyBridge/IvyBridge use alternative (120MHz) reference
  1130. * clock for LVDS.
  1131. */
  1132. dev_priv->vbt.lvds_ssc_freq = intel_bios_ssc_frequency(dev_priv,
  1133. !HAS_PCH_SPLIT(dev_priv));
  1134. DRM_DEBUG_KMS("Set default to SSC at %d kHz\n", dev_priv->vbt.lvds_ssc_freq);
  1135. for (port = PORT_A; port < I915_MAX_PORTS; port++) {
  1136. struct ddi_vbt_port_info *info =
  1137. &dev_priv->vbt.ddi_port_info[port];
  1138. info->hdmi_level_shift = HDMI_LEVEL_SHIFT_UNKNOWN;
  1139. info->supports_dvi = (port != PORT_A && port != PORT_E);
  1140. info->supports_hdmi = info->supports_dvi;
  1141. info->supports_dp = (port != PORT_E);
  1142. }
  1143. }
  1144. static const struct bdb_header *get_bdb_header(const struct vbt_header *vbt)
  1145. {
  1146. const void *_vbt = vbt;
  1147. return _vbt + vbt->bdb_offset;
  1148. }
  1149. /**
  1150. * intel_bios_is_valid_vbt - does the given buffer contain a valid VBT
  1151. * @buf: pointer to a buffer to validate
  1152. * @size: size of the buffer
  1153. *
  1154. * Returns true on valid VBT.
  1155. */
  1156. bool intel_bios_is_valid_vbt(const void *buf, size_t size)
  1157. {
  1158. const struct vbt_header *vbt = buf;
  1159. const struct bdb_header *bdb;
  1160. if (!vbt)
  1161. return false;
  1162. if (sizeof(struct vbt_header) > size) {
  1163. DRM_DEBUG_DRIVER("VBT header incomplete\n");
  1164. return false;
  1165. }
  1166. if (memcmp(vbt->signature, "$VBT", 4)) {
  1167. DRM_DEBUG_DRIVER("VBT invalid signature\n");
  1168. return false;
  1169. }
  1170. if (vbt->bdb_offset + sizeof(struct bdb_header) > size) {
  1171. DRM_DEBUG_DRIVER("BDB header incomplete\n");
  1172. return false;
  1173. }
  1174. bdb = get_bdb_header(vbt);
  1175. if (vbt->bdb_offset + bdb->bdb_size > size) {
  1176. DRM_DEBUG_DRIVER("BDB incomplete\n");
  1177. return false;
  1178. }
  1179. return vbt;
  1180. }
  1181. static const struct vbt_header *find_vbt(void __iomem *bios, size_t size)
  1182. {
  1183. size_t i;
  1184. /* Scour memory looking for the VBT signature. */
  1185. for (i = 0; i + 4 < size; i++) {
  1186. void *vbt;
  1187. if (ioread32(bios + i) != *((const u32 *) "$VBT"))
  1188. continue;
  1189. /*
  1190. * This is the one place where we explicitly discard the address
  1191. * space (__iomem) of the BIOS/VBT.
  1192. */
  1193. vbt = (void __force *) bios + i;
  1194. if (intel_bios_is_valid_vbt(vbt, size - i))
  1195. return vbt;
  1196. break;
  1197. }
  1198. return NULL;
  1199. }
  1200. /**
  1201. * intel_bios_init - find VBT and initialize settings from the BIOS
  1202. * @dev_priv: i915 device instance
  1203. *
  1204. * Loads the Video BIOS and checks that the VBT exists. Sets scratch registers
  1205. * to appropriate values.
  1206. *
  1207. * Returns 0 on success, nonzero on failure.
  1208. */
  1209. int
  1210. intel_bios_init(struct drm_i915_private *dev_priv)
  1211. {
  1212. struct pci_dev *pdev = dev_priv->dev->pdev;
  1213. const struct vbt_header *vbt = dev_priv->opregion.vbt;
  1214. const struct bdb_header *bdb;
  1215. u8 __iomem *bios = NULL;
  1216. if (HAS_PCH_NOP(dev_priv))
  1217. return -ENODEV;
  1218. init_vbt_defaults(dev_priv);
  1219. if (!vbt) {
  1220. size_t size;
  1221. bios = pci_map_rom(pdev, &size);
  1222. if (!bios)
  1223. return -1;
  1224. vbt = find_vbt(bios, size);
  1225. if (!vbt) {
  1226. pci_unmap_rom(pdev, bios);
  1227. return -1;
  1228. }
  1229. DRM_DEBUG_KMS("Found valid VBT in PCI ROM\n");
  1230. }
  1231. bdb = get_bdb_header(vbt);
  1232. DRM_DEBUG_KMS("VBT signature \"%.*s\", BDB version %d\n",
  1233. (int)sizeof(vbt->signature), vbt->signature, bdb->version);
  1234. /* Grab useful general definitions */
  1235. parse_general_features(dev_priv, bdb);
  1236. parse_general_definitions(dev_priv, bdb);
  1237. parse_lfp_panel_data(dev_priv, bdb);
  1238. parse_lfp_backlight(dev_priv, bdb);
  1239. parse_sdvo_panel_data(dev_priv, bdb);
  1240. parse_sdvo_device_mapping(dev_priv, bdb);
  1241. parse_device_mapping(dev_priv, bdb);
  1242. parse_driver_features(dev_priv, bdb);
  1243. parse_edp(dev_priv, bdb);
  1244. parse_psr(dev_priv, bdb);
  1245. parse_mipi_config(dev_priv, bdb);
  1246. parse_mipi_sequence(dev_priv, bdb);
  1247. parse_ddi_ports(dev_priv, bdb);
  1248. if (bios)
  1249. pci_unmap_rom(pdev, bios);
  1250. return 0;
  1251. }
  1252. /**
  1253. * intel_bios_is_tv_present - is integrated TV present in VBT
  1254. * @dev_priv: i915 device instance
  1255. *
  1256. * Return true if TV is present. If no child devices were parsed from VBT,
  1257. * assume TV is present.
  1258. */
  1259. bool intel_bios_is_tv_present(struct drm_i915_private *dev_priv)
  1260. {
  1261. union child_device_config *p_child;
  1262. int i;
  1263. if (!dev_priv->vbt.int_tv_support)
  1264. return false;
  1265. if (!dev_priv->vbt.child_dev_num)
  1266. return true;
  1267. for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
  1268. p_child = dev_priv->vbt.child_dev + i;
  1269. /*
  1270. * If the device type is not TV, continue.
  1271. */
  1272. switch (p_child->old.device_type) {
  1273. case DEVICE_TYPE_INT_TV:
  1274. case DEVICE_TYPE_TV:
  1275. case DEVICE_TYPE_TV_SVIDEO_COMPOSITE:
  1276. break;
  1277. default:
  1278. continue;
  1279. }
  1280. /* Only when the addin_offset is non-zero, it is regarded
  1281. * as present.
  1282. */
  1283. if (p_child->old.addin_offset)
  1284. return true;
  1285. }
  1286. return false;
  1287. }
  1288. /**
  1289. * intel_bios_is_lvds_present - is LVDS present in VBT
  1290. * @dev_priv: i915 device instance
  1291. * @i2c_pin: i2c pin for LVDS if present
  1292. *
  1293. * Return true if LVDS is present. If no child devices were parsed from VBT,
  1294. * assume LVDS is present.
  1295. */
  1296. bool intel_bios_is_lvds_present(struct drm_i915_private *dev_priv, u8 *i2c_pin)
  1297. {
  1298. int i;
  1299. if (!dev_priv->vbt.child_dev_num)
  1300. return true;
  1301. for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
  1302. union child_device_config *uchild = dev_priv->vbt.child_dev + i;
  1303. struct old_child_dev_config *child = &uchild->old;
  1304. /* If the device type is not LFP, continue.
  1305. * We have to check both the new identifiers as well as the
  1306. * old for compatibility with some BIOSes.
  1307. */
  1308. if (child->device_type != DEVICE_TYPE_INT_LFP &&
  1309. child->device_type != DEVICE_TYPE_LFP)
  1310. continue;
  1311. if (intel_gmbus_is_valid_pin(dev_priv, child->i2c_pin))
  1312. *i2c_pin = child->i2c_pin;
  1313. /* However, we cannot trust the BIOS writers to populate
  1314. * the VBT correctly. Since LVDS requires additional
  1315. * information from AIM blocks, a non-zero addin offset is
  1316. * a good indicator that the LVDS is actually present.
  1317. */
  1318. if (child->addin_offset)
  1319. return true;
  1320. /* But even then some BIOS writers perform some black magic
  1321. * and instantiate the device without reference to any
  1322. * additional data. Trust that if the VBT was written into
  1323. * the OpRegion then they have validated the LVDS's existence.
  1324. */
  1325. if (dev_priv->opregion.vbt)
  1326. return true;
  1327. }
  1328. return false;
  1329. }
  1330. /**
  1331. * intel_bios_is_port_edp - is the device in given port eDP
  1332. * @dev_priv: i915 device instance
  1333. * @port: port to check
  1334. *
  1335. * Return true if the device in %port is eDP.
  1336. */
  1337. bool intel_bios_is_port_edp(struct drm_i915_private *dev_priv, enum port port)
  1338. {
  1339. union child_device_config *p_child;
  1340. static const short port_mapping[] = {
  1341. [PORT_B] = DVO_PORT_DPB,
  1342. [PORT_C] = DVO_PORT_DPC,
  1343. [PORT_D] = DVO_PORT_DPD,
  1344. [PORT_E] = DVO_PORT_DPE,
  1345. };
  1346. int i;
  1347. if (!dev_priv->vbt.child_dev_num)
  1348. return false;
  1349. for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
  1350. p_child = dev_priv->vbt.child_dev + i;
  1351. if (p_child->common.dvo_port == port_mapping[port] &&
  1352. (p_child->common.device_type & DEVICE_TYPE_eDP_BITS) ==
  1353. (DEVICE_TYPE_eDP & DEVICE_TYPE_eDP_BITS))
  1354. return true;
  1355. }
  1356. return false;
  1357. }
  1358. bool intel_bios_is_port_dp_dual_mode(struct drm_i915_private *dev_priv, enum port port)
  1359. {
  1360. static const struct {
  1361. u16 dp, hdmi;
  1362. } port_mapping[] = {
  1363. /*
  1364. * Buggy VBTs may declare DP ports as having
  1365. * HDMI type dvo_port :( So let's check both.
  1366. */
  1367. [PORT_B] = { DVO_PORT_DPB, DVO_PORT_HDMIB, },
  1368. [PORT_C] = { DVO_PORT_DPC, DVO_PORT_HDMIC, },
  1369. [PORT_D] = { DVO_PORT_DPD, DVO_PORT_HDMID, },
  1370. [PORT_E] = { DVO_PORT_DPE, DVO_PORT_HDMIE, },
  1371. };
  1372. int i;
  1373. if (port == PORT_A || port >= ARRAY_SIZE(port_mapping))
  1374. return false;
  1375. if (!dev_priv->vbt.child_dev_num)
  1376. return false;
  1377. for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
  1378. const union child_device_config *p_child =
  1379. &dev_priv->vbt.child_dev[i];
  1380. if ((p_child->common.dvo_port == port_mapping[port].dp ||
  1381. p_child->common.dvo_port == port_mapping[port].hdmi) &&
  1382. (p_child->common.device_type & DEVICE_TYPE_DP_DUAL_MODE_BITS) ==
  1383. (DEVICE_TYPE_DP_DUAL_MODE & DEVICE_TYPE_DP_DUAL_MODE_BITS))
  1384. return true;
  1385. }
  1386. return false;
  1387. }
  1388. /**
  1389. * intel_bios_is_dsi_present - is DSI present in VBT
  1390. * @dev_priv: i915 device instance
  1391. * @port: port for DSI if present
  1392. *
  1393. * Return true if DSI is present, and return the port in %port.
  1394. */
  1395. bool intel_bios_is_dsi_present(struct drm_i915_private *dev_priv,
  1396. enum port *port)
  1397. {
  1398. union child_device_config *p_child;
  1399. u8 dvo_port;
  1400. int i;
  1401. for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
  1402. p_child = dev_priv->vbt.child_dev + i;
  1403. if (!(p_child->common.device_type & DEVICE_TYPE_MIPI_OUTPUT))
  1404. continue;
  1405. dvo_port = p_child->common.dvo_port;
  1406. switch (dvo_port) {
  1407. case DVO_PORT_MIPIA:
  1408. case DVO_PORT_MIPIC:
  1409. if (port)
  1410. *port = dvo_port - DVO_PORT_MIPIA;
  1411. return true;
  1412. case DVO_PORT_MIPIB:
  1413. case DVO_PORT_MIPID:
  1414. DRM_DEBUG_KMS("VBT has unsupported DSI port %c\n",
  1415. port_name(dvo_port - DVO_PORT_MIPIA));
  1416. break;
  1417. }
  1418. }
  1419. return false;
  1420. }
  1421. /**
  1422. * intel_bios_is_port_hpd_inverted - is HPD inverted for %port
  1423. * @dev_priv: i915 device instance
  1424. * @port: port to check
  1425. *
  1426. * Return true if HPD should be inverted for %port.
  1427. */
  1428. bool
  1429. intel_bios_is_port_hpd_inverted(struct drm_i915_private *dev_priv,
  1430. enum port port)
  1431. {
  1432. int i;
  1433. if (WARN_ON_ONCE(!IS_BROXTON(dev_priv)))
  1434. return false;
  1435. for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
  1436. if (!dev_priv->vbt.child_dev[i].common.hpd_invert)
  1437. continue;
  1438. switch (dev_priv->vbt.child_dev[i].common.dvo_port) {
  1439. case DVO_PORT_DPA:
  1440. case DVO_PORT_HDMIA:
  1441. if (port == PORT_A)
  1442. return true;
  1443. break;
  1444. case DVO_PORT_DPB:
  1445. case DVO_PORT_HDMIB:
  1446. if (port == PORT_B)
  1447. return true;
  1448. break;
  1449. case DVO_PORT_DPC:
  1450. case DVO_PORT_HDMIC:
  1451. if (port == PORT_C)
  1452. return true;
  1453. break;
  1454. default:
  1455. break;
  1456. }
  1457. }
  1458. return false;
  1459. }