dwmac5.h 1.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152
  1. // SPDX-License-Identifier: (GPL-2.0 OR MIT)
  2. // Copyright (c) 2017 Synopsys, Inc. and/or its affiliates.
  3. // stmmac Support for 5.xx Ethernet QoS cores
  4. #ifndef __DWMAC5_H__
  5. #define __DWMAC5_H__
  6. #define MAC_DPP_FSM_INT_STATUS 0x00000140
  7. #define MAC_AXI_SLV_DPE_ADDR_STATUS 0x00000144
  8. #define MAC_FSM_CONTROL 0x00000148
  9. #define PRTYEN BIT(1)
  10. #define TMOUTEN BIT(0)
  11. #define MTL_ECC_CONTROL 0x00000cc0
  12. #define TSOEE BIT(4)
  13. #define MRXPEE BIT(3)
  14. #define MESTEE BIT(2)
  15. #define MRXEE BIT(1)
  16. #define MTXEE BIT(0)
  17. #define MTL_SAFETY_INT_STATUS 0x00000cc4
  18. #define MCSIS BIT(31)
  19. #define MEUIS BIT(1)
  20. #define MECIS BIT(0)
  21. #define MTL_ECC_INT_ENABLE 0x00000cc8
  22. #define RPCEIE BIT(12)
  23. #define ECEIE BIT(8)
  24. #define RXCEIE BIT(4)
  25. #define TXCEIE BIT(0)
  26. #define MTL_ECC_INT_STATUS 0x00000ccc
  27. #define MTL_DPP_CONTROL 0x00000ce0
  28. #define EPSI BIT(2)
  29. #define OPE BIT(1)
  30. #define EDPP BIT(0)
  31. #define DMA_SAFETY_INT_STATUS 0x00001080
  32. #define MSUIS BIT(29)
  33. #define MSCIS BIT(28)
  34. #define DEUIS BIT(1)
  35. #define DECIS BIT(0)
  36. #define DMA_ECC_INT_ENABLE 0x00001084
  37. #define TCEIE BIT(0)
  38. #define DMA_ECC_INT_STATUS 0x00001088
  39. int dwmac5_safety_feat_config(void __iomem *ioaddr, unsigned int asp);
  40. bool dwmac5_safety_feat_irq_status(struct net_device *ndev,
  41. void __iomem *ioaddr, unsigned int asp,
  42. struct stmmac_safety_stats *stats);
  43. const char *dwmac5_safety_feat_dump(struct stmmac_safety_stats *stats,
  44. int index, unsigned long *count);
  45. #endif /* __DWMAC5_H__ */