octeon_mailbox.c 8.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324
  1. /**********************************************************************
  2. * Author: Cavium, Inc.
  3. *
  4. * Contact: support@cavium.com
  5. * Please include "LiquidIO" in the subject.
  6. *
  7. * Copyright (c) 2003-2016 Cavium, Inc.
  8. *
  9. * This file is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License, Version 2, as
  11. * published by the Free Software Foundation.
  12. *
  13. * This file is distributed in the hope that it will be useful, but
  14. * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
  15. * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
  16. * NONINFRINGEMENT. See the GNU General Public License for more details.
  17. ***********************************************************************/
  18. #include <linux/pci.h>
  19. #include <linux/netdevice.h>
  20. #include "liquidio_common.h"
  21. #include "octeon_droq.h"
  22. #include "octeon_iq.h"
  23. #include "response_manager.h"
  24. #include "octeon_device.h"
  25. #include "octeon_main.h"
  26. #include "octeon_mailbox.h"
  27. /**
  28. * octeon_mbox_read:
  29. * @oct: Pointer mailbox
  30. *
  31. * Reads the 8-bytes of data from the mbox register
  32. * Writes back the acknowldgement inidcating completion of read
  33. */
  34. int octeon_mbox_read(struct octeon_mbox *mbox)
  35. {
  36. union octeon_mbox_message msg;
  37. int ret = 0;
  38. spin_lock(&mbox->lock);
  39. msg.u64 = readq(mbox->mbox_read_reg);
  40. if ((msg.u64 == OCTEON_PFVFACK) || (msg.u64 == OCTEON_PFVFSIG)) {
  41. spin_unlock(&mbox->lock);
  42. return 0;
  43. }
  44. if (mbox->state & OCTEON_MBOX_STATE_REQUEST_RECEIVING) {
  45. mbox->mbox_req.data[mbox->mbox_req.recv_len - 1] = msg.u64;
  46. mbox->mbox_req.recv_len++;
  47. } else {
  48. if (mbox->state & OCTEON_MBOX_STATE_RESPONSE_RECEIVING) {
  49. mbox->mbox_resp.data[mbox->mbox_resp.recv_len - 1] =
  50. msg.u64;
  51. mbox->mbox_resp.recv_len++;
  52. } else {
  53. if ((mbox->state & OCTEON_MBOX_STATE_IDLE) &&
  54. (msg.s.type == OCTEON_MBOX_REQUEST)) {
  55. mbox->state &= ~OCTEON_MBOX_STATE_IDLE;
  56. mbox->state |=
  57. OCTEON_MBOX_STATE_REQUEST_RECEIVING;
  58. mbox->mbox_req.msg.u64 = msg.u64;
  59. mbox->mbox_req.q_no = mbox->q_no;
  60. mbox->mbox_req.recv_len = 1;
  61. } else {
  62. if ((mbox->state &
  63. OCTEON_MBOX_STATE_RESPONSE_PENDING) &&
  64. (msg.s.type == OCTEON_MBOX_RESPONSE)) {
  65. mbox->state &=
  66. ~OCTEON_MBOX_STATE_RESPONSE_PENDING;
  67. mbox->state |=
  68. OCTEON_MBOX_STATE_RESPONSE_RECEIVING
  69. ;
  70. mbox->mbox_resp.msg.u64 = msg.u64;
  71. mbox->mbox_resp.q_no = mbox->q_no;
  72. mbox->mbox_resp.recv_len = 1;
  73. } else {
  74. writeq(OCTEON_PFVFERR,
  75. mbox->mbox_read_reg);
  76. mbox->state |= OCTEON_MBOX_STATE_ERROR;
  77. spin_unlock(&mbox->lock);
  78. return 1;
  79. }
  80. }
  81. }
  82. }
  83. if (mbox->state & OCTEON_MBOX_STATE_REQUEST_RECEIVING) {
  84. if (mbox->mbox_req.recv_len < mbox->mbox_req.msg.s.len) {
  85. ret = 0;
  86. } else {
  87. mbox->state &= ~OCTEON_MBOX_STATE_REQUEST_RECEIVING;
  88. mbox->state |= OCTEON_MBOX_STATE_REQUEST_RECEIVED;
  89. ret = 1;
  90. }
  91. } else {
  92. if (mbox->state & OCTEON_MBOX_STATE_RESPONSE_RECEIVING) {
  93. if (mbox->mbox_resp.recv_len <
  94. mbox->mbox_resp.msg.s.len) {
  95. ret = 0;
  96. } else {
  97. mbox->state &=
  98. ~OCTEON_MBOX_STATE_RESPONSE_RECEIVING;
  99. mbox->state |=
  100. OCTEON_MBOX_STATE_RESPONSE_RECEIVED;
  101. ret = 1;
  102. }
  103. } else {
  104. WARN_ON(1);
  105. }
  106. }
  107. writeq(OCTEON_PFVFACK, mbox->mbox_read_reg);
  108. spin_unlock(&mbox->lock);
  109. return ret;
  110. }
  111. /**
  112. * octeon_mbox_write:
  113. * @oct: Pointer Octeon Device
  114. * @mbox_cmd: Cmd to send to mailbox.
  115. *
  116. * Populates the queue specific mbox structure
  117. * with cmd information.
  118. * Write the cmd to mbox register
  119. */
  120. int octeon_mbox_write(struct octeon_device *oct,
  121. struct octeon_mbox_cmd *mbox_cmd)
  122. {
  123. struct octeon_mbox *mbox = oct->mbox[mbox_cmd->q_no];
  124. u32 count, i, ret = OCTEON_MBOX_STATUS_SUCCESS;
  125. long timeout = LIO_MBOX_WRITE_WAIT_TIME;
  126. unsigned long flags;
  127. spin_lock_irqsave(&mbox->lock, flags);
  128. if ((mbox_cmd->msg.s.type == OCTEON_MBOX_RESPONSE) &&
  129. !(mbox->state & OCTEON_MBOX_STATE_REQUEST_RECEIVED)) {
  130. spin_unlock_irqrestore(&mbox->lock, flags);
  131. return OCTEON_MBOX_STATUS_FAILED;
  132. }
  133. if ((mbox_cmd->msg.s.type == OCTEON_MBOX_REQUEST) &&
  134. !(mbox->state & OCTEON_MBOX_STATE_IDLE)) {
  135. spin_unlock_irqrestore(&mbox->lock, flags);
  136. return OCTEON_MBOX_STATUS_BUSY;
  137. }
  138. if (mbox_cmd->msg.s.type == OCTEON_MBOX_REQUEST) {
  139. memcpy(&mbox->mbox_resp, mbox_cmd,
  140. sizeof(struct octeon_mbox_cmd));
  141. mbox->state = OCTEON_MBOX_STATE_RESPONSE_PENDING;
  142. }
  143. spin_unlock_irqrestore(&mbox->lock, flags);
  144. count = 0;
  145. while (readq(mbox->mbox_write_reg) != OCTEON_PFVFSIG) {
  146. schedule_timeout_uninterruptible(timeout);
  147. if (count++ == LIO_MBOX_WRITE_WAIT_CNT) {
  148. ret = OCTEON_MBOX_STATUS_FAILED;
  149. break;
  150. }
  151. }
  152. if (ret == OCTEON_MBOX_STATUS_SUCCESS) {
  153. writeq(mbox_cmd->msg.u64, mbox->mbox_write_reg);
  154. for (i = 0; i < (u32)(mbox_cmd->msg.s.len - 1); i++) {
  155. count = 0;
  156. while (readq(mbox->mbox_write_reg) !=
  157. OCTEON_PFVFACK) {
  158. schedule_timeout_uninterruptible(timeout);
  159. if (count++ == LIO_MBOX_WRITE_WAIT_CNT) {
  160. ret = OCTEON_MBOX_STATUS_FAILED;
  161. break;
  162. }
  163. }
  164. if (ret == OCTEON_MBOX_STATUS_SUCCESS)
  165. writeq(mbox_cmd->data[i], mbox->mbox_write_reg);
  166. else
  167. break;
  168. }
  169. }
  170. spin_lock_irqsave(&mbox->lock, flags);
  171. if (mbox_cmd->msg.s.type == OCTEON_MBOX_RESPONSE) {
  172. mbox->state = OCTEON_MBOX_STATE_IDLE;
  173. writeq(OCTEON_PFVFSIG, mbox->mbox_read_reg);
  174. } else {
  175. if ((!mbox_cmd->msg.s.resp_needed) ||
  176. (ret == OCTEON_MBOX_STATUS_FAILED)) {
  177. mbox->state &= ~OCTEON_MBOX_STATE_RESPONSE_PENDING;
  178. if (!(mbox->state &
  179. (OCTEON_MBOX_STATE_REQUEST_RECEIVING |
  180. OCTEON_MBOX_STATE_REQUEST_RECEIVED)))
  181. mbox->state = OCTEON_MBOX_STATE_IDLE;
  182. }
  183. }
  184. spin_unlock_irqrestore(&mbox->lock, flags);
  185. return ret;
  186. }
  187. /**
  188. * octeon_mbox_process_cmd:
  189. * @mbox: Pointer mailbox
  190. * @mbox_cmd: Pointer to command received
  191. *
  192. * Process the cmd received in mbox
  193. */
  194. static int octeon_mbox_process_cmd(struct octeon_mbox *mbox,
  195. struct octeon_mbox_cmd *mbox_cmd)
  196. {
  197. struct octeon_device *oct = mbox->oct_dev;
  198. switch (mbox_cmd->msg.s.cmd) {
  199. case OCTEON_VF_ACTIVE:
  200. dev_dbg(&oct->pci_dev->dev, "got vfactive sending data back\n");
  201. mbox_cmd->msg.s.type = OCTEON_MBOX_RESPONSE;
  202. mbox_cmd->msg.s.resp_needed = 1;
  203. mbox_cmd->msg.s.len = 2;
  204. mbox_cmd->data[0] = 0; /* VF version is in mbox_cmd->data[0] */
  205. ((struct lio_version *)&mbox_cmd->data[0])->major =
  206. LIQUIDIO_BASE_MAJOR_VERSION;
  207. ((struct lio_version *)&mbox_cmd->data[0])->minor =
  208. LIQUIDIO_BASE_MINOR_VERSION;
  209. ((struct lio_version *)&mbox_cmd->data[0])->micro =
  210. LIQUIDIO_BASE_MICRO_VERSION;
  211. memcpy(mbox_cmd->msg.s.params, (uint8_t *)&oct->pfvf_hsword, 6);
  212. /* Sending core cofig info to the corresponding active VF.*/
  213. octeon_mbox_write(oct, mbox_cmd);
  214. break;
  215. case OCTEON_VF_FLR_REQUEST:
  216. dev_info(&oct->pci_dev->dev,
  217. "got a request for FLR from VF that owns DPI ring %u\n",
  218. mbox->q_no);
  219. pcie_capability_set_word(
  220. oct->sriov_info.dpiring_to_vfpcidev_lut[mbox->q_no],
  221. PCI_EXP_DEVCTL, PCI_EXP_DEVCTL_BCR_FLR);
  222. break;
  223. case OCTEON_PF_CHANGED_VF_MACADDR:
  224. if (OCTEON_CN23XX_VF(oct))
  225. octeon_pf_changed_vf_macaddr(oct,
  226. mbox_cmd->msg.s.params);
  227. break;
  228. default:
  229. break;
  230. }
  231. return 0;
  232. }
  233. /**
  234. *octeon_mbox_process_message:
  235. *
  236. * Process the received mbox message.
  237. */
  238. int octeon_mbox_process_message(struct octeon_mbox *mbox)
  239. {
  240. struct octeon_mbox_cmd mbox_cmd;
  241. unsigned long flags;
  242. spin_lock_irqsave(&mbox->lock, flags);
  243. if (mbox->state & OCTEON_MBOX_STATE_ERROR) {
  244. if (mbox->state & (OCTEON_MBOX_STATE_RESPONSE_PENDING |
  245. OCTEON_MBOX_STATE_RESPONSE_RECEIVING)) {
  246. memcpy(&mbox_cmd, &mbox->mbox_resp,
  247. sizeof(struct octeon_mbox_cmd));
  248. mbox->state = OCTEON_MBOX_STATE_IDLE;
  249. writeq(OCTEON_PFVFSIG, mbox->mbox_read_reg);
  250. spin_unlock_irqrestore(&mbox->lock, flags);
  251. mbox_cmd.recv_status = 1;
  252. if (mbox_cmd.fn)
  253. mbox_cmd.fn(mbox->oct_dev, &mbox_cmd,
  254. mbox_cmd.fn_arg);
  255. return 0;
  256. }
  257. mbox->state = OCTEON_MBOX_STATE_IDLE;
  258. writeq(OCTEON_PFVFSIG, mbox->mbox_read_reg);
  259. spin_unlock_irqrestore(&mbox->lock, flags);
  260. return 0;
  261. }
  262. if (mbox->state & OCTEON_MBOX_STATE_RESPONSE_RECEIVED) {
  263. memcpy(&mbox_cmd, &mbox->mbox_resp,
  264. sizeof(struct octeon_mbox_cmd));
  265. mbox->state = OCTEON_MBOX_STATE_IDLE;
  266. writeq(OCTEON_PFVFSIG, mbox->mbox_read_reg);
  267. spin_unlock_irqrestore(&mbox->lock, flags);
  268. mbox_cmd.recv_status = 0;
  269. if (mbox_cmd.fn)
  270. mbox_cmd.fn(mbox->oct_dev, &mbox_cmd, mbox_cmd.fn_arg);
  271. return 0;
  272. }
  273. if (mbox->state & OCTEON_MBOX_STATE_REQUEST_RECEIVED) {
  274. memcpy(&mbox_cmd, &mbox->mbox_req,
  275. sizeof(struct octeon_mbox_cmd));
  276. if (!mbox_cmd.msg.s.resp_needed) {
  277. mbox->state &= ~OCTEON_MBOX_STATE_REQUEST_RECEIVED;
  278. if (!(mbox->state &
  279. OCTEON_MBOX_STATE_RESPONSE_PENDING))
  280. mbox->state = OCTEON_MBOX_STATE_IDLE;
  281. writeq(OCTEON_PFVFSIG, mbox->mbox_read_reg);
  282. }
  283. spin_unlock_irqrestore(&mbox->lock, flags);
  284. octeon_mbox_process_cmd(mbox, &mbox_cmd);
  285. return 0;
  286. }
  287. spin_unlock_irqrestore(&mbox->lock, flags);
  288. WARN_ON(1);
  289. return 0;
  290. }