main.c 59 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453
  1. /*
  2. * Copyright (c) 2008-2011 Atheros Communications Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #include <linux/nl80211.h>
  17. #include <linux/delay.h>
  18. #include "ath9k.h"
  19. #include "btcoex.h"
  20. static void ath9k_set_assoc_state(struct ath_softc *sc,
  21. struct ieee80211_vif *vif);
  22. u8 ath9k_parse_mpdudensity(u8 mpdudensity)
  23. {
  24. /*
  25. * 802.11n D2.0 defined values for "Minimum MPDU Start Spacing":
  26. * 0 for no restriction
  27. * 1 for 1/4 us
  28. * 2 for 1/2 us
  29. * 3 for 1 us
  30. * 4 for 2 us
  31. * 5 for 4 us
  32. * 6 for 8 us
  33. * 7 for 16 us
  34. */
  35. switch (mpdudensity) {
  36. case 0:
  37. return 0;
  38. case 1:
  39. case 2:
  40. case 3:
  41. /* Our lower layer calculations limit our precision to
  42. 1 microsecond */
  43. return 1;
  44. case 4:
  45. return 2;
  46. case 5:
  47. return 4;
  48. case 6:
  49. return 8;
  50. case 7:
  51. return 16;
  52. default:
  53. return 0;
  54. }
  55. }
  56. static bool ath9k_has_pending_frames(struct ath_softc *sc, struct ath_txq *txq)
  57. {
  58. bool pending = false;
  59. spin_lock_bh(&txq->axq_lock);
  60. if (txq->axq_depth || !list_empty(&txq->axq_acq))
  61. pending = true;
  62. spin_unlock_bh(&txq->axq_lock);
  63. return pending;
  64. }
  65. static bool ath9k_setpower(struct ath_softc *sc, enum ath9k_power_mode mode)
  66. {
  67. unsigned long flags;
  68. bool ret;
  69. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  70. ret = ath9k_hw_setpower(sc->sc_ah, mode);
  71. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  72. return ret;
  73. }
  74. void ath9k_ps_wakeup(struct ath_softc *sc)
  75. {
  76. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  77. unsigned long flags;
  78. enum ath9k_power_mode power_mode;
  79. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  80. if (++sc->ps_usecount != 1)
  81. goto unlock;
  82. power_mode = sc->sc_ah->power_mode;
  83. ath9k_hw_setpower(sc->sc_ah, ATH9K_PM_AWAKE);
  84. /*
  85. * While the hardware is asleep, the cycle counters contain no
  86. * useful data. Better clear them now so that they don't mess up
  87. * survey data results.
  88. */
  89. if (power_mode != ATH9K_PM_AWAKE) {
  90. spin_lock(&common->cc_lock);
  91. ath_hw_cycle_counters_update(common);
  92. memset(&common->cc_survey, 0, sizeof(common->cc_survey));
  93. memset(&common->cc_ani, 0, sizeof(common->cc_ani));
  94. spin_unlock(&common->cc_lock);
  95. }
  96. unlock:
  97. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  98. }
  99. void ath9k_ps_restore(struct ath_softc *sc)
  100. {
  101. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  102. enum ath9k_power_mode mode;
  103. unsigned long flags;
  104. bool reset;
  105. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  106. if (--sc->ps_usecount != 0)
  107. goto unlock;
  108. if (sc->ps_idle) {
  109. ath9k_hw_setrxabort(sc->sc_ah, 1);
  110. ath9k_hw_stopdmarecv(sc->sc_ah, &reset);
  111. mode = ATH9K_PM_FULL_SLEEP;
  112. } else if (sc->ps_enabled &&
  113. !(sc->ps_flags & (PS_WAIT_FOR_BEACON |
  114. PS_WAIT_FOR_CAB |
  115. PS_WAIT_FOR_PSPOLL_DATA |
  116. PS_WAIT_FOR_TX_ACK))) {
  117. mode = ATH9K_PM_NETWORK_SLEEP;
  118. if (ath9k_hw_btcoex_is_enabled(sc->sc_ah))
  119. ath9k_btcoex_stop_gen_timer(sc);
  120. } else {
  121. goto unlock;
  122. }
  123. spin_lock(&common->cc_lock);
  124. ath_hw_cycle_counters_update(common);
  125. spin_unlock(&common->cc_lock);
  126. ath9k_hw_setpower(sc->sc_ah, mode);
  127. unlock:
  128. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  129. }
  130. static void __ath_cancel_work(struct ath_softc *sc)
  131. {
  132. cancel_work_sync(&sc->paprd_work);
  133. cancel_work_sync(&sc->hw_check_work);
  134. cancel_delayed_work_sync(&sc->tx_complete_work);
  135. cancel_delayed_work_sync(&sc->hw_pll_work);
  136. #ifdef CONFIG_ATH9K_BTCOEX_SUPPORT
  137. if (ath9k_hw_mci_is_enabled(sc->sc_ah))
  138. cancel_work_sync(&sc->mci_work);
  139. #endif
  140. }
  141. static void ath_cancel_work(struct ath_softc *sc)
  142. {
  143. __ath_cancel_work(sc);
  144. cancel_work_sync(&sc->hw_reset_work);
  145. }
  146. static void ath_restart_work(struct ath_softc *sc)
  147. {
  148. ieee80211_queue_delayed_work(sc->hw, &sc->tx_complete_work, 0);
  149. if (AR_SREV_9340(sc->sc_ah) || AR_SREV_9485(sc->sc_ah) ||
  150. AR_SREV_9550(sc->sc_ah))
  151. ieee80211_queue_delayed_work(sc->hw, &sc->hw_pll_work,
  152. msecs_to_jiffies(ATH_PLL_WORK_INTERVAL));
  153. ath_start_rx_poll(sc, 3);
  154. ath_start_ani(sc);
  155. }
  156. static bool ath_prepare_reset(struct ath_softc *sc, bool retry_tx, bool flush)
  157. {
  158. struct ath_hw *ah = sc->sc_ah;
  159. bool ret = true;
  160. ieee80211_stop_queues(sc->hw);
  161. sc->hw_busy_count = 0;
  162. ath_stop_ani(sc);
  163. del_timer_sync(&sc->rx_poll_timer);
  164. ath9k_debug_samp_bb_mac(sc);
  165. ath9k_hw_disable_interrupts(ah);
  166. if (!ath_stoprecv(sc))
  167. ret = false;
  168. if (!ath_drain_all_txq(sc, retry_tx))
  169. ret = false;
  170. if (!flush) {
  171. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  172. ath_rx_tasklet(sc, 1, true);
  173. ath_rx_tasklet(sc, 1, false);
  174. } else {
  175. ath_flushrecv(sc);
  176. }
  177. return ret;
  178. }
  179. static bool ath_complete_reset(struct ath_softc *sc, bool start)
  180. {
  181. struct ath_hw *ah = sc->sc_ah;
  182. struct ath_common *common = ath9k_hw_common(ah);
  183. unsigned long flags;
  184. if (ath_startrecv(sc) != 0) {
  185. ath_err(common, "Unable to restart recv logic\n");
  186. return false;
  187. }
  188. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  189. sc->config.txpowlimit, &sc->curtxpow);
  190. clear_bit(SC_OP_HW_RESET, &sc->sc_flags);
  191. ath9k_hw_set_interrupts(ah);
  192. ath9k_hw_enable_interrupts(ah);
  193. if (!(sc->hw->conf.flags & IEEE80211_CONF_OFFCHANNEL) && start) {
  194. if (!test_bit(SC_OP_BEACONS, &sc->sc_flags))
  195. goto work;
  196. ath9k_set_beacon(sc);
  197. if (ah->opmode == NL80211_IFTYPE_STATION &&
  198. test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags)) {
  199. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  200. sc->ps_flags |= PS_BEACON_SYNC | PS_WAIT_FOR_BEACON;
  201. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  202. }
  203. work:
  204. ath_restart_work(sc);
  205. }
  206. if ((ah->caps.hw_caps & ATH9K_HW_CAP_ANT_DIV_COMB) && sc->ant_rx != 3)
  207. ath_ant_comb_update(sc);
  208. ieee80211_wake_queues(sc->hw);
  209. return true;
  210. }
  211. static int ath_reset_internal(struct ath_softc *sc, struct ath9k_channel *hchan,
  212. bool retry_tx)
  213. {
  214. struct ath_hw *ah = sc->sc_ah;
  215. struct ath_common *common = ath9k_hw_common(ah);
  216. struct ath9k_hw_cal_data *caldata = NULL;
  217. bool fastcc = true;
  218. bool flush = false;
  219. int r;
  220. __ath_cancel_work(sc);
  221. spin_lock_bh(&sc->sc_pcu_lock);
  222. if (!(sc->hw->conf.flags & IEEE80211_CONF_OFFCHANNEL)) {
  223. fastcc = false;
  224. caldata = &sc->caldata;
  225. }
  226. if (!hchan) {
  227. fastcc = false;
  228. flush = true;
  229. hchan = ah->curchan;
  230. }
  231. if (!ath_prepare_reset(sc, retry_tx, flush))
  232. fastcc = false;
  233. ath_dbg(common, CONFIG, "Reset to %u MHz, HT40: %d fastcc: %d\n",
  234. hchan->channel, IS_CHAN_HT40(hchan), fastcc);
  235. r = ath9k_hw_reset(ah, hchan, caldata, fastcc);
  236. if (r) {
  237. ath_err(common,
  238. "Unable to reset channel, reset status %d\n", r);
  239. goto out;
  240. }
  241. if (!ath_complete_reset(sc, true))
  242. r = -EIO;
  243. out:
  244. spin_unlock_bh(&sc->sc_pcu_lock);
  245. return r;
  246. }
  247. /*
  248. * Set/change channels. If the channel is really being changed, it's done
  249. * by reseting the chip. To accomplish this we must first cleanup any pending
  250. * DMA, then restart stuff.
  251. */
  252. static int ath_set_channel(struct ath_softc *sc, struct ieee80211_hw *hw,
  253. struct ath9k_channel *hchan)
  254. {
  255. int r;
  256. if (test_bit(SC_OP_INVALID, &sc->sc_flags))
  257. return -EIO;
  258. r = ath_reset_internal(sc, hchan, false);
  259. return r;
  260. }
  261. static void ath_node_attach(struct ath_softc *sc, struct ieee80211_sta *sta,
  262. struct ieee80211_vif *vif)
  263. {
  264. struct ath_node *an;
  265. u8 density;
  266. an = (struct ath_node *)sta->drv_priv;
  267. #ifdef CONFIG_ATH9K_DEBUGFS
  268. spin_lock(&sc->nodes_lock);
  269. list_add(&an->list, &sc->nodes);
  270. spin_unlock(&sc->nodes_lock);
  271. #endif
  272. an->sta = sta;
  273. an->vif = vif;
  274. if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_HT) {
  275. ath_tx_node_init(sc, an);
  276. an->maxampdu = 1 << (IEEE80211_HT_MAX_AMPDU_FACTOR +
  277. sta->ht_cap.ampdu_factor);
  278. density = ath9k_parse_mpdudensity(sta->ht_cap.ampdu_density);
  279. an->mpdudensity = density;
  280. }
  281. }
  282. static void ath_node_detach(struct ath_softc *sc, struct ieee80211_sta *sta)
  283. {
  284. struct ath_node *an = (struct ath_node *)sta->drv_priv;
  285. #ifdef CONFIG_ATH9K_DEBUGFS
  286. spin_lock(&sc->nodes_lock);
  287. list_del(&an->list);
  288. spin_unlock(&sc->nodes_lock);
  289. an->sta = NULL;
  290. #endif
  291. if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_HT)
  292. ath_tx_node_cleanup(sc, an);
  293. }
  294. void ath9k_tasklet(unsigned long data)
  295. {
  296. struct ath_softc *sc = (struct ath_softc *)data;
  297. struct ath_hw *ah = sc->sc_ah;
  298. struct ath_common *common = ath9k_hw_common(ah);
  299. enum ath_reset_type type;
  300. unsigned long flags;
  301. u32 status = sc->intrstatus;
  302. u32 rxmask;
  303. ath9k_ps_wakeup(sc);
  304. spin_lock(&sc->sc_pcu_lock);
  305. if ((status & ATH9K_INT_FATAL) ||
  306. (status & ATH9K_INT_BB_WATCHDOG)) {
  307. if (status & ATH9K_INT_FATAL)
  308. type = RESET_TYPE_FATAL_INT;
  309. else
  310. type = RESET_TYPE_BB_WATCHDOG;
  311. ath9k_queue_reset(sc, type);
  312. goto out;
  313. }
  314. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  315. if ((status & ATH9K_INT_TSFOOR) && sc->ps_enabled) {
  316. /*
  317. * TSF sync does not look correct; remain awake to sync with
  318. * the next Beacon.
  319. */
  320. ath_dbg(common, PS, "TSFOOR - Sync with next Beacon\n");
  321. sc->ps_flags |= PS_WAIT_FOR_BEACON | PS_BEACON_SYNC;
  322. }
  323. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  324. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  325. rxmask = (ATH9K_INT_RXHP | ATH9K_INT_RXLP | ATH9K_INT_RXEOL |
  326. ATH9K_INT_RXORN);
  327. else
  328. rxmask = (ATH9K_INT_RX | ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
  329. if (status & rxmask) {
  330. /* Check for high priority Rx first */
  331. if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
  332. (status & ATH9K_INT_RXHP))
  333. ath_rx_tasklet(sc, 0, true);
  334. ath_rx_tasklet(sc, 0, false);
  335. }
  336. if (status & ATH9K_INT_TX) {
  337. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  338. ath_tx_edma_tasklet(sc);
  339. else
  340. ath_tx_tasklet(sc);
  341. }
  342. ath9k_btcoex_handle_interrupt(sc, status);
  343. out:
  344. /* re-enable hardware interrupt */
  345. ath9k_hw_enable_interrupts(ah);
  346. spin_unlock(&sc->sc_pcu_lock);
  347. ath9k_ps_restore(sc);
  348. }
  349. irqreturn_t ath_isr(int irq, void *dev)
  350. {
  351. #define SCHED_INTR ( \
  352. ATH9K_INT_FATAL | \
  353. ATH9K_INT_BB_WATCHDOG | \
  354. ATH9K_INT_RXORN | \
  355. ATH9K_INT_RXEOL | \
  356. ATH9K_INT_RX | \
  357. ATH9K_INT_RXLP | \
  358. ATH9K_INT_RXHP | \
  359. ATH9K_INT_TX | \
  360. ATH9K_INT_BMISS | \
  361. ATH9K_INT_CST | \
  362. ATH9K_INT_TSFOOR | \
  363. ATH9K_INT_GENTIMER | \
  364. ATH9K_INT_MCI)
  365. struct ath_softc *sc = dev;
  366. struct ath_hw *ah = sc->sc_ah;
  367. struct ath_common *common = ath9k_hw_common(ah);
  368. enum ath9k_int status;
  369. bool sched = false;
  370. /*
  371. * The hardware is not ready/present, don't
  372. * touch anything. Note this can happen early
  373. * on if the IRQ is shared.
  374. */
  375. if (test_bit(SC_OP_INVALID, &sc->sc_flags))
  376. return IRQ_NONE;
  377. /* shared irq, not for us */
  378. if (!ath9k_hw_intrpend(ah))
  379. return IRQ_NONE;
  380. if (test_bit(SC_OP_HW_RESET, &sc->sc_flags)) {
  381. ath9k_hw_kill_interrupts(ah);
  382. return IRQ_HANDLED;
  383. }
  384. /*
  385. * Figure out the reason(s) for the interrupt. Note
  386. * that the hal returns a pseudo-ISR that may include
  387. * bits we haven't explicitly enabled so we mask the
  388. * value to insure we only process bits we requested.
  389. */
  390. ath9k_hw_getisr(ah, &status); /* NB: clears ISR too */
  391. status &= ah->imask; /* discard unasked-for bits */
  392. /*
  393. * If there are no status bits set, then this interrupt was not
  394. * for me (should have been caught above).
  395. */
  396. if (!status)
  397. return IRQ_NONE;
  398. /* Cache the status */
  399. sc->intrstatus = status;
  400. if (status & SCHED_INTR)
  401. sched = true;
  402. #ifdef CONFIG_PM_SLEEP
  403. if (status & ATH9K_INT_BMISS) {
  404. if (atomic_read(&sc->wow_sleep_proc_intr) == 0) {
  405. ath_dbg(common, ANY, "during WoW we got a BMISS\n");
  406. atomic_inc(&sc->wow_got_bmiss_intr);
  407. atomic_dec(&sc->wow_sleep_proc_intr);
  408. }
  409. ath_dbg(common, INTERRUPT, "beacon miss interrupt\n");
  410. }
  411. #endif
  412. /*
  413. * If a FATAL or RXORN interrupt is received, we have to reset the
  414. * chip immediately.
  415. */
  416. if ((status & ATH9K_INT_FATAL) || ((status & ATH9K_INT_RXORN) &&
  417. !(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)))
  418. goto chip_reset;
  419. if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
  420. (status & ATH9K_INT_BB_WATCHDOG)) {
  421. spin_lock(&common->cc_lock);
  422. ath_hw_cycle_counters_update(common);
  423. ar9003_hw_bb_watchdog_dbg_info(ah);
  424. spin_unlock(&common->cc_lock);
  425. goto chip_reset;
  426. }
  427. if (status & ATH9K_INT_SWBA)
  428. tasklet_schedule(&sc->bcon_tasklet);
  429. if (status & ATH9K_INT_TXURN)
  430. ath9k_hw_updatetxtriglevel(ah, true);
  431. if (status & ATH9K_INT_RXEOL) {
  432. ah->imask &= ~(ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
  433. ath9k_hw_set_interrupts(ah);
  434. }
  435. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
  436. if (status & ATH9K_INT_TIM_TIMER) {
  437. if (ATH_DBG_WARN_ON_ONCE(sc->ps_idle))
  438. goto chip_reset;
  439. /* Clear RxAbort bit so that we can
  440. * receive frames */
  441. ath9k_setpower(sc, ATH9K_PM_AWAKE);
  442. spin_lock(&sc->sc_pm_lock);
  443. ath9k_hw_setrxabort(sc->sc_ah, 0);
  444. sc->ps_flags |= PS_WAIT_FOR_BEACON;
  445. spin_unlock(&sc->sc_pm_lock);
  446. }
  447. chip_reset:
  448. ath_debug_stat_interrupt(sc, status);
  449. if (sched) {
  450. /* turn off every interrupt */
  451. ath9k_hw_disable_interrupts(ah);
  452. tasklet_schedule(&sc->intr_tq);
  453. }
  454. return IRQ_HANDLED;
  455. #undef SCHED_INTR
  456. }
  457. static int ath_reset(struct ath_softc *sc, bool retry_tx)
  458. {
  459. int r;
  460. ath9k_ps_wakeup(sc);
  461. r = ath_reset_internal(sc, NULL, retry_tx);
  462. if (retry_tx) {
  463. int i;
  464. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  465. if (ATH_TXQ_SETUP(sc, i)) {
  466. spin_lock_bh(&sc->tx.txq[i].axq_lock);
  467. ath_txq_schedule(sc, &sc->tx.txq[i]);
  468. spin_unlock_bh(&sc->tx.txq[i].axq_lock);
  469. }
  470. }
  471. }
  472. ath9k_ps_restore(sc);
  473. return r;
  474. }
  475. void ath9k_queue_reset(struct ath_softc *sc, enum ath_reset_type type)
  476. {
  477. #ifdef CONFIG_ATH9K_DEBUGFS
  478. RESET_STAT_INC(sc, type);
  479. #endif
  480. set_bit(SC_OP_HW_RESET, &sc->sc_flags);
  481. ieee80211_queue_work(sc->hw, &sc->hw_reset_work);
  482. }
  483. void ath_reset_work(struct work_struct *work)
  484. {
  485. struct ath_softc *sc = container_of(work, struct ath_softc, hw_reset_work);
  486. ath_reset(sc, true);
  487. }
  488. /**********************/
  489. /* mac80211 callbacks */
  490. /**********************/
  491. static int ath9k_start(struct ieee80211_hw *hw)
  492. {
  493. struct ath_softc *sc = hw->priv;
  494. struct ath_hw *ah = sc->sc_ah;
  495. struct ath_common *common = ath9k_hw_common(ah);
  496. struct ieee80211_channel *curchan = hw->conf.channel;
  497. struct ath9k_channel *init_channel;
  498. int r;
  499. ath_dbg(common, CONFIG,
  500. "Starting driver with initial channel: %d MHz\n",
  501. curchan->center_freq);
  502. ath9k_ps_wakeup(sc);
  503. mutex_lock(&sc->mutex);
  504. init_channel = ath9k_cmn_get_curchannel(hw, ah);
  505. /* Reset SERDES registers */
  506. ath9k_hw_configpcipowersave(ah, false);
  507. /*
  508. * The basic interface to setting the hardware in a good
  509. * state is ``reset''. On return the hardware is known to
  510. * be powered up and with interrupts disabled. This must
  511. * be followed by initialization of the appropriate bits
  512. * and then setup of the interrupt mask.
  513. */
  514. spin_lock_bh(&sc->sc_pcu_lock);
  515. atomic_set(&ah->intr_ref_cnt, -1);
  516. r = ath9k_hw_reset(ah, init_channel, ah->caldata, false);
  517. if (r) {
  518. ath_err(common,
  519. "Unable to reset hardware; reset status %d (freq %u MHz)\n",
  520. r, curchan->center_freq);
  521. spin_unlock_bh(&sc->sc_pcu_lock);
  522. goto mutex_unlock;
  523. }
  524. /* Setup our intr mask. */
  525. ah->imask = ATH9K_INT_TX | ATH9K_INT_RXEOL |
  526. ATH9K_INT_RXORN | ATH9K_INT_FATAL |
  527. ATH9K_INT_GLOBAL;
  528. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  529. ah->imask |= ATH9K_INT_RXHP |
  530. ATH9K_INT_RXLP |
  531. ATH9K_INT_BB_WATCHDOG;
  532. else
  533. ah->imask |= ATH9K_INT_RX;
  534. ah->imask |= ATH9K_INT_GTT;
  535. if (ah->caps.hw_caps & ATH9K_HW_CAP_HT)
  536. ah->imask |= ATH9K_INT_CST;
  537. ath_mci_enable(sc);
  538. clear_bit(SC_OP_INVALID, &sc->sc_flags);
  539. sc->sc_ah->is_monitoring = false;
  540. if (!ath_complete_reset(sc, false)) {
  541. r = -EIO;
  542. spin_unlock_bh(&sc->sc_pcu_lock);
  543. goto mutex_unlock;
  544. }
  545. if (ah->led_pin >= 0) {
  546. ath9k_hw_cfg_output(ah, ah->led_pin,
  547. AR_GPIO_OUTPUT_MUX_AS_OUTPUT);
  548. ath9k_hw_set_gpio(ah, ah->led_pin, 0);
  549. }
  550. /*
  551. * Reset key cache to sane defaults (all entries cleared) instead of
  552. * semi-random values after suspend/resume.
  553. */
  554. ath9k_cmn_init_crypto(sc->sc_ah);
  555. spin_unlock_bh(&sc->sc_pcu_lock);
  556. if (ah->caps.pcie_lcr_extsync_en && common->bus_ops->extn_synch_en)
  557. common->bus_ops->extn_synch_en(common);
  558. mutex_unlock:
  559. mutex_unlock(&sc->mutex);
  560. ath9k_ps_restore(sc);
  561. return r;
  562. }
  563. static void ath9k_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  564. {
  565. struct ath_softc *sc = hw->priv;
  566. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  567. struct ath_tx_control txctl;
  568. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *) skb->data;
  569. unsigned long flags;
  570. if (sc->ps_enabled) {
  571. /*
  572. * mac80211 does not set PM field for normal data frames, so we
  573. * need to update that based on the current PS mode.
  574. */
  575. if (ieee80211_is_data(hdr->frame_control) &&
  576. !ieee80211_is_nullfunc(hdr->frame_control) &&
  577. !ieee80211_has_pm(hdr->frame_control)) {
  578. ath_dbg(common, PS,
  579. "Add PM=1 for a TX frame while in PS mode\n");
  580. hdr->frame_control |= cpu_to_le16(IEEE80211_FCTL_PM);
  581. }
  582. }
  583. if (unlikely(sc->sc_ah->power_mode == ATH9K_PM_NETWORK_SLEEP)) {
  584. /*
  585. * We are using PS-Poll and mac80211 can request TX while in
  586. * power save mode. Need to wake up hardware for the TX to be
  587. * completed and if needed, also for RX of buffered frames.
  588. */
  589. ath9k_ps_wakeup(sc);
  590. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  591. if (!(sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
  592. ath9k_hw_setrxabort(sc->sc_ah, 0);
  593. if (ieee80211_is_pspoll(hdr->frame_control)) {
  594. ath_dbg(common, PS,
  595. "Sending PS-Poll to pick a buffered frame\n");
  596. sc->ps_flags |= PS_WAIT_FOR_PSPOLL_DATA;
  597. } else {
  598. ath_dbg(common, PS, "Wake up to complete TX\n");
  599. sc->ps_flags |= PS_WAIT_FOR_TX_ACK;
  600. }
  601. /*
  602. * The actual restore operation will happen only after
  603. * the ps_flags bit is cleared. We are just dropping
  604. * the ps_usecount here.
  605. */
  606. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  607. ath9k_ps_restore(sc);
  608. }
  609. /*
  610. * Cannot tx while the hardware is in full sleep, it first needs a full
  611. * chip reset to recover from that
  612. */
  613. if (unlikely(sc->sc_ah->power_mode == ATH9K_PM_FULL_SLEEP)) {
  614. ath_err(common, "TX while HW is in FULL_SLEEP mode\n");
  615. goto exit;
  616. }
  617. memset(&txctl, 0, sizeof(struct ath_tx_control));
  618. txctl.txq = sc->tx.txq_map[skb_get_queue_mapping(skb)];
  619. ath_dbg(common, XMIT, "transmitting packet, skb: %p\n", skb);
  620. if (ath_tx_start(hw, skb, &txctl) != 0) {
  621. ath_dbg(common, XMIT, "TX failed\n");
  622. TX_STAT_INC(txctl.txq->axq_qnum, txfailed);
  623. goto exit;
  624. }
  625. return;
  626. exit:
  627. dev_kfree_skb_any(skb);
  628. }
  629. static void ath9k_stop(struct ieee80211_hw *hw)
  630. {
  631. struct ath_softc *sc = hw->priv;
  632. struct ath_hw *ah = sc->sc_ah;
  633. struct ath_common *common = ath9k_hw_common(ah);
  634. bool prev_idle;
  635. mutex_lock(&sc->mutex);
  636. ath_cancel_work(sc);
  637. del_timer_sync(&sc->rx_poll_timer);
  638. if (test_bit(SC_OP_INVALID, &sc->sc_flags)) {
  639. ath_dbg(common, ANY, "Device not present\n");
  640. mutex_unlock(&sc->mutex);
  641. return;
  642. }
  643. /* Ensure HW is awake when we try to shut it down. */
  644. ath9k_ps_wakeup(sc);
  645. spin_lock_bh(&sc->sc_pcu_lock);
  646. /* prevent tasklets to enable interrupts once we disable them */
  647. ah->imask &= ~ATH9K_INT_GLOBAL;
  648. /* make sure h/w will not generate any interrupt
  649. * before setting the invalid flag. */
  650. ath9k_hw_disable_interrupts(ah);
  651. spin_unlock_bh(&sc->sc_pcu_lock);
  652. /* we can now sync irq and kill any running tasklets, since we already
  653. * disabled interrupts and not holding a spin lock */
  654. synchronize_irq(sc->irq);
  655. tasklet_kill(&sc->intr_tq);
  656. tasklet_kill(&sc->bcon_tasklet);
  657. prev_idle = sc->ps_idle;
  658. sc->ps_idle = true;
  659. spin_lock_bh(&sc->sc_pcu_lock);
  660. if (ah->led_pin >= 0) {
  661. ath9k_hw_set_gpio(ah, ah->led_pin, 1);
  662. ath9k_hw_cfg_gpio_input(ah, ah->led_pin);
  663. }
  664. ath_prepare_reset(sc, false, true);
  665. if (sc->rx.frag) {
  666. dev_kfree_skb_any(sc->rx.frag);
  667. sc->rx.frag = NULL;
  668. }
  669. if (!ah->curchan)
  670. ah->curchan = ath9k_cmn_get_curchannel(hw, ah);
  671. ath9k_hw_reset(ah, ah->curchan, ah->caldata, false);
  672. ath9k_hw_phy_disable(ah);
  673. ath9k_hw_configpcipowersave(ah, true);
  674. spin_unlock_bh(&sc->sc_pcu_lock);
  675. ath9k_ps_restore(sc);
  676. set_bit(SC_OP_INVALID, &sc->sc_flags);
  677. sc->ps_idle = prev_idle;
  678. mutex_unlock(&sc->mutex);
  679. ath_dbg(common, CONFIG, "Driver halt\n");
  680. }
  681. bool ath9k_uses_beacons(int type)
  682. {
  683. switch (type) {
  684. case NL80211_IFTYPE_AP:
  685. case NL80211_IFTYPE_ADHOC:
  686. case NL80211_IFTYPE_MESH_POINT:
  687. return true;
  688. default:
  689. return false;
  690. }
  691. }
  692. static void ath9k_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
  693. {
  694. struct ath9k_vif_iter_data *iter_data = data;
  695. int i;
  696. if (iter_data->hw_macaddr)
  697. for (i = 0; i < ETH_ALEN; i++)
  698. iter_data->mask[i] &=
  699. ~(iter_data->hw_macaddr[i] ^ mac[i]);
  700. switch (vif->type) {
  701. case NL80211_IFTYPE_AP:
  702. iter_data->naps++;
  703. break;
  704. case NL80211_IFTYPE_STATION:
  705. iter_data->nstations++;
  706. break;
  707. case NL80211_IFTYPE_ADHOC:
  708. iter_data->nadhocs++;
  709. break;
  710. case NL80211_IFTYPE_MESH_POINT:
  711. iter_data->nmeshes++;
  712. break;
  713. case NL80211_IFTYPE_WDS:
  714. iter_data->nwds++;
  715. break;
  716. default:
  717. break;
  718. }
  719. }
  720. static void ath9k_sta_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
  721. {
  722. struct ath_softc *sc = data;
  723. struct ath_vif *avp = (void *)vif->drv_priv;
  724. if (vif->type != NL80211_IFTYPE_STATION)
  725. return;
  726. if (avp->primary_sta_vif)
  727. ath9k_set_assoc_state(sc, vif);
  728. }
  729. /* Called with sc->mutex held. */
  730. void ath9k_calculate_iter_data(struct ieee80211_hw *hw,
  731. struct ieee80211_vif *vif,
  732. struct ath9k_vif_iter_data *iter_data)
  733. {
  734. struct ath_softc *sc = hw->priv;
  735. struct ath_hw *ah = sc->sc_ah;
  736. struct ath_common *common = ath9k_hw_common(ah);
  737. /*
  738. * Use the hardware MAC address as reference, the hardware uses it
  739. * together with the BSSID mask when matching addresses.
  740. */
  741. memset(iter_data, 0, sizeof(*iter_data));
  742. iter_data->hw_macaddr = common->macaddr;
  743. memset(&iter_data->mask, 0xff, ETH_ALEN);
  744. if (vif)
  745. ath9k_vif_iter(iter_data, vif->addr, vif);
  746. /* Get list of all active MAC addresses */
  747. ieee80211_iterate_active_interfaces_atomic(sc->hw, ath9k_vif_iter,
  748. iter_data);
  749. }
  750. /* Called with sc->mutex held. */
  751. static void ath9k_calculate_summary_state(struct ieee80211_hw *hw,
  752. struct ieee80211_vif *vif)
  753. {
  754. struct ath_softc *sc = hw->priv;
  755. struct ath_hw *ah = sc->sc_ah;
  756. struct ath_common *common = ath9k_hw_common(ah);
  757. struct ath9k_vif_iter_data iter_data;
  758. enum nl80211_iftype old_opmode = ah->opmode;
  759. ath9k_calculate_iter_data(hw, vif, &iter_data);
  760. memcpy(common->bssidmask, iter_data.mask, ETH_ALEN);
  761. ath_hw_setbssidmask(common);
  762. if (iter_data.naps > 0) {
  763. ath9k_hw_set_tsfadjust(ah, true);
  764. ah->opmode = NL80211_IFTYPE_AP;
  765. } else {
  766. ath9k_hw_set_tsfadjust(ah, false);
  767. if (iter_data.nmeshes)
  768. ah->opmode = NL80211_IFTYPE_MESH_POINT;
  769. else if (iter_data.nwds)
  770. ah->opmode = NL80211_IFTYPE_AP;
  771. else if (iter_data.nadhocs)
  772. ah->opmode = NL80211_IFTYPE_ADHOC;
  773. else
  774. ah->opmode = NL80211_IFTYPE_STATION;
  775. }
  776. ath9k_hw_setopmode(ah);
  777. if ((iter_data.nstations + iter_data.nadhocs + iter_data.nmeshes) > 0)
  778. ah->imask |= ATH9K_INT_TSFOOR;
  779. else
  780. ah->imask &= ~ATH9K_INT_TSFOOR;
  781. ath9k_hw_set_interrupts(ah);
  782. /*
  783. * If we are changing the opmode to STATION,
  784. * a beacon sync needs to be done.
  785. */
  786. if (ah->opmode == NL80211_IFTYPE_STATION &&
  787. old_opmode == NL80211_IFTYPE_AP &&
  788. test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags)) {
  789. ieee80211_iterate_active_interfaces_atomic(sc->hw,
  790. ath9k_sta_vif_iter, sc);
  791. }
  792. }
  793. static int ath9k_add_interface(struct ieee80211_hw *hw,
  794. struct ieee80211_vif *vif)
  795. {
  796. struct ath_softc *sc = hw->priv;
  797. struct ath_hw *ah = sc->sc_ah;
  798. struct ath_common *common = ath9k_hw_common(ah);
  799. int ret = 0;
  800. ath9k_ps_wakeup(sc);
  801. mutex_lock(&sc->mutex);
  802. switch (vif->type) {
  803. case NL80211_IFTYPE_STATION:
  804. case NL80211_IFTYPE_WDS:
  805. case NL80211_IFTYPE_ADHOC:
  806. case NL80211_IFTYPE_AP:
  807. case NL80211_IFTYPE_MESH_POINT:
  808. break;
  809. default:
  810. ath_err(common, "Interface type %d not yet supported\n",
  811. vif->type);
  812. ret = -EOPNOTSUPP;
  813. goto out;
  814. }
  815. if (ath9k_uses_beacons(vif->type)) {
  816. if (sc->nbcnvifs >= ATH_BCBUF) {
  817. ath_err(common, "Not enough beacon buffers when adding"
  818. " new interface of type: %i\n",
  819. vif->type);
  820. ret = -ENOBUFS;
  821. goto out;
  822. }
  823. }
  824. ath_dbg(common, CONFIG, "Attach a VIF of type: %d\n", vif->type);
  825. sc->nvifs++;
  826. ath9k_calculate_summary_state(hw, vif);
  827. if (ath9k_uses_beacons(vif->type))
  828. ath9k_beacon_assign_slot(sc, vif);
  829. out:
  830. mutex_unlock(&sc->mutex);
  831. ath9k_ps_restore(sc);
  832. return ret;
  833. }
  834. static int ath9k_change_interface(struct ieee80211_hw *hw,
  835. struct ieee80211_vif *vif,
  836. enum nl80211_iftype new_type,
  837. bool p2p)
  838. {
  839. struct ath_softc *sc = hw->priv;
  840. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  841. int ret = 0;
  842. ath_dbg(common, CONFIG, "Change Interface\n");
  843. mutex_lock(&sc->mutex);
  844. ath9k_ps_wakeup(sc);
  845. if (ath9k_uses_beacons(new_type) &&
  846. !ath9k_uses_beacons(vif->type)) {
  847. if (sc->nbcnvifs >= ATH_BCBUF) {
  848. ath_err(common, "No beacon slot available\n");
  849. ret = -ENOBUFS;
  850. goto out;
  851. }
  852. }
  853. if (ath9k_uses_beacons(vif->type))
  854. ath9k_beacon_remove_slot(sc, vif);
  855. vif->type = new_type;
  856. vif->p2p = p2p;
  857. ath9k_calculate_summary_state(hw, vif);
  858. if (ath9k_uses_beacons(vif->type))
  859. ath9k_beacon_assign_slot(sc, vif);
  860. out:
  861. ath9k_ps_restore(sc);
  862. mutex_unlock(&sc->mutex);
  863. return ret;
  864. }
  865. static void ath9k_remove_interface(struct ieee80211_hw *hw,
  866. struct ieee80211_vif *vif)
  867. {
  868. struct ath_softc *sc = hw->priv;
  869. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  870. ath_dbg(common, CONFIG, "Detach Interface\n");
  871. ath9k_ps_wakeup(sc);
  872. mutex_lock(&sc->mutex);
  873. sc->nvifs--;
  874. if (ath9k_uses_beacons(vif->type))
  875. ath9k_beacon_remove_slot(sc, vif);
  876. ath9k_calculate_summary_state(hw, NULL);
  877. mutex_unlock(&sc->mutex);
  878. ath9k_ps_restore(sc);
  879. }
  880. static void ath9k_enable_ps(struct ath_softc *sc)
  881. {
  882. struct ath_hw *ah = sc->sc_ah;
  883. struct ath_common *common = ath9k_hw_common(ah);
  884. sc->ps_enabled = true;
  885. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
  886. if ((ah->imask & ATH9K_INT_TIM_TIMER) == 0) {
  887. ah->imask |= ATH9K_INT_TIM_TIMER;
  888. ath9k_hw_set_interrupts(ah);
  889. }
  890. ath9k_hw_setrxabort(ah, 1);
  891. }
  892. ath_dbg(common, PS, "PowerSave enabled\n");
  893. }
  894. static void ath9k_disable_ps(struct ath_softc *sc)
  895. {
  896. struct ath_hw *ah = sc->sc_ah;
  897. struct ath_common *common = ath9k_hw_common(ah);
  898. sc->ps_enabled = false;
  899. ath9k_hw_setpower(ah, ATH9K_PM_AWAKE);
  900. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
  901. ath9k_hw_setrxabort(ah, 0);
  902. sc->ps_flags &= ~(PS_WAIT_FOR_BEACON |
  903. PS_WAIT_FOR_CAB |
  904. PS_WAIT_FOR_PSPOLL_DATA |
  905. PS_WAIT_FOR_TX_ACK);
  906. if (ah->imask & ATH9K_INT_TIM_TIMER) {
  907. ah->imask &= ~ATH9K_INT_TIM_TIMER;
  908. ath9k_hw_set_interrupts(ah);
  909. }
  910. }
  911. ath_dbg(common, PS, "PowerSave disabled\n");
  912. }
  913. static int ath9k_config(struct ieee80211_hw *hw, u32 changed)
  914. {
  915. struct ath_softc *sc = hw->priv;
  916. struct ath_hw *ah = sc->sc_ah;
  917. struct ath_common *common = ath9k_hw_common(ah);
  918. struct ieee80211_conf *conf = &hw->conf;
  919. bool reset_channel = false;
  920. ath9k_ps_wakeup(sc);
  921. mutex_lock(&sc->mutex);
  922. if (changed & IEEE80211_CONF_CHANGE_IDLE) {
  923. sc->ps_idle = !!(conf->flags & IEEE80211_CONF_IDLE);
  924. if (sc->ps_idle) {
  925. ath_cancel_work(sc);
  926. ath9k_stop_btcoex(sc);
  927. } else {
  928. ath9k_start_btcoex(sc);
  929. /*
  930. * The chip needs a reset to properly wake up from
  931. * full sleep
  932. */
  933. reset_channel = ah->chip_fullsleep;
  934. }
  935. }
  936. /*
  937. * We just prepare to enable PS. We have to wait until our AP has
  938. * ACK'd our null data frame to disable RX otherwise we'll ignore
  939. * those ACKs and end up retransmitting the same null data frames.
  940. * IEEE80211_CONF_CHANGE_PS is only passed by mac80211 for STA mode.
  941. */
  942. if (changed & IEEE80211_CONF_CHANGE_PS) {
  943. unsigned long flags;
  944. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  945. if (conf->flags & IEEE80211_CONF_PS)
  946. ath9k_enable_ps(sc);
  947. else
  948. ath9k_disable_ps(sc);
  949. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  950. }
  951. if (changed & IEEE80211_CONF_CHANGE_MONITOR) {
  952. if (conf->flags & IEEE80211_CONF_MONITOR) {
  953. ath_dbg(common, CONFIG, "Monitor mode is enabled\n");
  954. sc->sc_ah->is_monitoring = true;
  955. } else {
  956. ath_dbg(common, CONFIG, "Monitor mode is disabled\n");
  957. sc->sc_ah->is_monitoring = false;
  958. }
  959. }
  960. if ((changed & IEEE80211_CONF_CHANGE_CHANNEL) || reset_channel) {
  961. struct ieee80211_channel *curchan = hw->conf.channel;
  962. int pos = curchan->hw_value;
  963. int old_pos = -1;
  964. unsigned long flags;
  965. if (ah->curchan)
  966. old_pos = ah->curchan - &ah->channels[0];
  967. ath_dbg(common, CONFIG, "Set channel: %d MHz type: %d\n",
  968. curchan->center_freq, conf->channel_type);
  969. /* update survey stats for the old channel before switching */
  970. spin_lock_irqsave(&common->cc_lock, flags);
  971. ath_update_survey_stats(sc);
  972. spin_unlock_irqrestore(&common->cc_lock, flags);
  973. /*
  974. * Preserve the current channel values, before updating
  975. * the same channel
  976. */
  977. if (ah->curchan && (old_pos == pos))
  978. ath9k_hw_getnf(ah, ah->curchan);
  979. ath9k_cmn_update_ichannel(&sc->sc_ah->channels[pos],
  980. curchan, conf->channel_type);
  981. /*
  982. * If the operating channel changes, change the survey in-use flags
  983. * along with it.
  984. * Reset the survey data for the new channel, unless we're switching
  985. * back to the operating channel from an off-channel operation.
  986. */
  987. if (!(hw->conf.flags & IEEE80211_CONF_OFFCHANNEL) &&
  988. sc->cur_survey != &sc->survey[pos]) {
  989. if (sc->cur_survey)
  990. sc->cur_survey->filled &= ~SURVEY_INFO_IN_USE;
  991. sc->cur_survey = &sc->survey[pos];
  992. memset(sc->cur_survey, 0, sizeof(struct survey_info));
  993. sc->cur_survey->filled |= SURVEY_INFO_IN_USE;
  994. } else if (!(sc->survey[pos].filled & SURVEY_INFO_IN_USE)) {
  995. memset(&sc->survey[pos], 0, sizeof(struct survey_info));
  996. }
  997. if (ath_set_channel(sc, hw, &sc->sc_ah->channels[pos]) < 0) {
  998. ath_err(common, "Unable to set channel\n");
  999. mutex_unlock(&sc->mutex);
  1000. ath9k_ps_restore(sc);
  1001. return -EINVAL;
  1002. }
  1003. /*
  1004. * The most recent snapshot of channel->noisefloor for the old
  1005. * channel is only available after the hardware reset. Copy it to
  1006. * the survey stats now.
  1007. */
  1008. if (old_pos >= 0)
  1009. ath_update_survey_nf(sc, old_pos);
  1010. }
  1011. if (changed & IEEE80211_CONF_CHANGE_POWER) {
  1012. ath_dbg(common, CONFIG, "Set power: %d\n", conf->power_level);
  1013. sc->config.txpowlimit = 2 * conf->power_level;
  1014. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  1015. sc->config.txpowlimit, &sc->curtxpow);
  1016. }
  1017. mutex_unlock(&sc->mutex);
  1018. ath9k_ps_restore(sc);
  1019. return 0;
  1020. }
  1021. #define SUPPORTED_FILTERS \
  1022. (FIF_PROMISC_IN_BSS | \
  1023. FIF_ALLMULTI | \
  1024. FIF_CONTROL | \
  1025. FIF_PSPOLL | \
  1026. FIF_OTHER_BSS | \
  1027. FIF_BCN_PRBRESP_PROMISC | \
  1028. FIF_PROBE_REQ | \
  1029. FIF_FCSFAIL)
  1030. /* FIXME: sc->sc_full_reset ? */
  1031. static void ath9k_configure_filter(struct ieee80211_hw *hw,
  1032. unsigned int changed_flags,
  1033. unsigned int *total_flags,
  1034. u64 multicast)
  1035. {
  1036. struct ath_softc *sc = hw->priv;
  1037. u32 rfilt;
  1038. changed_flags &= SUPPORTED_FILTERS;
  1039. *total_flags &= SUPPORTED_FILTERS;
  1040. sc->rx.rxfilter = *total_flags;
  1041. ath9k_ps_wakeup(sc);
  1042. rfilt = ath_calcrxfilter(sc);
  1043. ath9k_hw_setrxfilter(sc->sc_ah, rfilt);
  1044. ath9k_ps_restore(sc);
  1045. ath_dbg(ath9k_hw_common(sc->sc_ah), CONFIG, "Set HW RX filter: 0x%x\n",
  1046. rfilt);
  1047. }
  1048. static int ath9k_sta_add(struct ieee80211_hw *hw,
  1049. struct ieee80211_vif *vif,
  1050. struct ieee80211_sta *sta)
  1051. {
  1052. struct ath_softc *sc = hw->priv;
  1053. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1054. struct ath_node *an = (struct ath_node *) sta->drv_priv;
  1055. struct ieee80211_key_conf ps_key = { };
  1056. ath_node_attach(sc, sta, vif);
  1057. if (vif->type != NL80211_IFTYPE_AP &&
  1058. vif->type != NL80211_IFTYPE_AP_VLAN)
  1059. return 0;
  1060. an->ps_key = ath_key_config(common, vif, sta, &ps_key);
  1061. return 0;
  1062. }
  1063. static void ath9k_del_ps_key(struct ath_softc *sc,
  1064. struct ieee80211_vif *vif,
  1065. struct ieee80211_sta *sta)
  1066. {
  1067. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1068. struct ath_node *an = (struct ath_node *) sta->drv_priv;
  1069. struct ieee80211_key_conf ps_key = { .hw_key_idx = an->ps_key };
  1070. if (!an->ps_key)
  1071. return;
  1072. ath_key_delete(common, &ps_key);
  1073. }
  1074. static int ath9k_sta_remove(struct ieee80211_hw *hw,
  1075. struct ieee80211_vif *vif,
  1076. struct ieee80211_sta *sta)
  1077. {
  1078. struct ath_softc *sc = hw->priv;
  1079. ath9k_del_ps_key(sc, vif, sta);
  1080. ath_node_detach(sc, sta);
  1081. return 0;
  1082. }
  1083. static void ath9k_sta_notify(struct ieee80211_hw *hw,
  1084. struct ieee80211_vif *vif,
  1085. enum sta_notify_cmd cmd,
  1086. struct ieee80211_sta *sta)
  1087. {
  1088. struct ath_softc *sc = hw->priv;
  1089. struct ath_node *an = (struct ath_node *) sta->drv_priv;
  1090. if (!sta->ht_cap.ht_supported)
  1091. return;
  1092. switch (cmd) {
  1093. case STA_NOTIFY_SLEEP:
  1094. an->sleeping = true;
  1095. ath_tx_aggr_sleep(sta, sc, an);
  1096. break;
  1097. case STA_NOTIFY_AWAKE:
  1098. an->sleeping = false;
  1099. ath_tx_aggr_wakeup(sc, an);
  1100. break;
  1101. }
  1102. }
  1103. static int ath9k_conf_tx(struct ieee80211_hw *hw,
  1104. struct ieee80211_vif *vif, u16 queue,
  1105. const struct ieee80211_tx_queue_params *params)
  1106. {
  1107. struct ath_softc *sc = hw->priv;
  1108. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1109. struct ath_txq *txq;
  1110. struct ath9k_tx_queue_info qi;
  1111. int ret = 0;
  1112. if (queue >= WME_NUM_AC)
  1113. return 0;
  1114. txq = sc->tx.txq_map[queue];
  1115. ath9k_ps_wakeup(sc);
  1116. mutex_lock(&sc->mutex);
  1117. memset(&qi, 0, sizeof(struct ath9k_tx_queue_info));
  1118. qi.tqi_aifs = params->aifs;
  1119. qi.tqi_cwmin = params->cw_min;
  1120. qi.tqi_cwmax = params->cw_max;
  1121. qi.tqi_burstTime = params->txop * 32;
  1122. ath_dbg(common, CONFIG,
  1123. "Configure tx [queue/halq] [%d/%d], aifs: %d, cw_min: %d, cw_max: %d, txop: %d\n",
  1124. queue, txq->axq_qnum, params->aifs, params->cw_min,
  1125. params->cw_max, params->txop);
  1126. ath_update_max_aggr_framelen(sc, queue, qi.tqi_burstTime);
  1127. ret = ath_txq_update(sc, txq->axq_qnum, &qi);
  1128. if (ret)
  1129. ath_err(common, "TXQ Update failed\n");
  1130. mutex_unlock(&sc->mutex);
  1131. ath9k_ps_restore(sc);
  1132. return ret;
  1133. }
  1134. static int ath9k_set_key(struct ieee80211_hw *hw,
  1135. enum set_key_cmd cmd,
  1136. struct ieee80211_vif *vif,
  1137. struct ieee80211_sta *sta,
  1138. struct ieee80211_key_conf *key)
  1139. {
  1140. struct ath_softc *sc = hw->priv;
  1141. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1142. int ret = 0;
  1143. if (ath9k_modparam_nohwcrypt)
  1144. return -ENOSPC;
  1145. if ((vif->type == NL80211_IFTYPE_ADHOC ||
  1146. vif->type == NL80211_IFTYPE_MESH_POINT) &&
  1147. (key->cipher == WLAN_CIPHER_SUITE_TKIP ||
  1148. key->cipher == WLAN_CIPHER_SUITE_CCMP) &&
  1149. !(key->flags & IEEE80211_KEY_FLAG_PAIRWISE)) {
  1150. /*
  1151. * For now, disable hw crypto for the RSN IBSS group keys. This
  1152. * could be optimized in the future to use a modified key cache
  1153. * design to support per-STA RX GTK, but until that gets
  1154. * implemented, use of software crypto for group addressed
  1155. * frames is a acceptable to allow RSN IBSS to be used.
  1156. */
  1157. return -EOPNOTSUPP;
  1158. }
  1159. mutex_lock(&sc->mutex);
  1160. ath9k_ps_wakeup(sc);
  1161. ath_dbg(common, CONFIG, "Set HW Key\n");
  1162. switch (cmd) {
  1163. case SET_KEY:
  1164. if (sta)
  1165. ath9k_del_ps_key(sc, vif, sta);
  1166. ret = ath_key_config(common, vif, sta, key);
  1167. if (ret >= 0) {
  1168. key->hw_key_idx = ret;
  1169. /* push IV and Michael MIC generation to stack */
  1170. key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  1171. if (key->cipher == WLAN_CIPHER_SUITE_TKIP)
  1172. key->flags |= IEEE80211_KEY_FLAG_GENERATE_MMIC;
  1173. if (sc->sc_ah->sw_mgmt_crypto &&
  1174. key->cipher == WLAN_CIPHER_SUITE_CCMP)
  1175. key->flags |= IEEE80211_KEY_FLAG_SW_MGMT;
  1176. ret = 0;
  1177. }
  1178. break;
  1179. case DISABLE_KEY:
  1180. ath_key_delete(common, key);
  1181. break;
  1182. default:
  1183. ret = -EINVAL;
  1184. }
  1185. ath9k_ps_restore(sc);
  1186. mutex_unlock(&sc->mutex);
  1187. return ret;
  1188. }
  1189. static void ath9k_set_assoc_state(struct ath_softc *sc,
  1190. struct ieee80211_vif *vif)
  1191. {
  1192. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1193. struct ath_vif *avp = (void *)vif->drv_priv;
  1194. struct ieee80211_bss_conf *bss_conf = &vif->bss_conf;
  1195. unsigned long flags;
  1196. set_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags);
  1197. avp->primary_sta_vif = true;
  1198. /*
  1199. * Set the AID, BSSID and do beacon-sync only when
  1200. * the HW opmode is STATION.
  1201. *
  1202. * But the primary bit is set above in any case.
  1203. */
  1204. if (sc->sc_ah->opmode != NL80211_IFTYPE_STATION)
  1205. return;
  1206. memcpy(common->curbssid, bss_conf->bssid, ETH_ALEN);
  1207. common->curaid = bss_conf->aid;
  1208. ath9k_hw_write_associd(sc->sc_ah);
  1209. sc->last_rssi = ATH_RSSI_DUMMY_MARKER;
  1210. sc->sc_ah->stats.avgbrssi = ATH_RSSI_DUMMY_MARKER;
  1211. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  1212. sc->ps_flags |= PS_BEACON_SYNC | PS_WAIT_FOR_BEACON;
  1213. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  1214. ath_dbg(common, CONFIG,
  1215. "Primary Station interface: %pM, BSSID: %pM\n",
  1216. vif->addr, common->curbssid);
  1217. }
  1218. static void ath9k_bss_assoc_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
  1219. {
  1220. struct ath_softc *sc = data;
  1221. struct ieee80211_bss_conf *bss_conf = &vif->bss_conf;
  1222. if (test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags))
  1223. return;
  1224. if (bss_conf->assoc)
  1225. ath9k_set_assoc_state(sc, vif);
  1226. }
  1227. static void ath9k_bss_info_changed(struct ieee80211_hw *hw,
  1228. struct ieee80211_vif *vif,
  1229. struct ieee80211_bss_conf *bss_conf,
  1230. u32 changed)
  1231. {
  1232. #define CHECK_ANI \
  1233. (BSS_CHANGED_ASSOC | \
  1234. BSS_CHANGED_IBSS | \
  1235. BSS_CHANGED_BEACON_ENABLED)
  1236. struct ath_softc *sc = hw->priv;
  1237. struct ath_hw *ah = sc->sc_ah;
  1238. struct ath_common *common = ath9k_hw_common(ah);
  1239. struct ath_vif *avp = (void *)vif->drv_priv;
  1240. int slottime;
  1241. ath9k_ps_wakeup(sc);
  1242. mutex_lock(&sc->mutex);
  1243. if (changed & BSS_CHANGED_ASSOC) {
  1244. ath_dbg(common, CONFIG, "BSSID %pM Changed ASSOC %d\n",
  1245. bss_conf->bssid, bss_conf->assoc);
  1246. if (avp->primary_sta_vif && !bss_conf->assoc) {
  1247. clear_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags);
  1248. avp->primary_sta_vif = false;
  1249. if (ah->opmode == NL80211_IFTYPE_STATION)
  1250. clear_bit(SC_OP_BEACONS, &sc->sc_flags);
  1251. }
  1252. ieee80211_iterate_active_interfaces_atomic(sc->hw,
  1253. ath9k_bss_assoc_iter, sc);
  1254. if (!test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags) &&
  1255. ah->opmode == NL80211_IFTYPE_STATION) {
  1256. memset(common->curbssid, 0, ETH_ALEN);
  1257. common->curaid = 0;
  1258. ath9k_hw_write_associd(sc->sc_ah);
  1259. }
  1260. }
  1261. if (changed & BSS_CHANGED_IBSS) {
  1262. memcpy(common->curbssid, bss_conf->bssid, ETH_ALEN);
  1263. common->curaid = bss_conf->aid;
  1264. ath9k_hw_write_associd(sc->sc_ah);
  1265. }
  1266. if ((changed & BSS_CHANGED_BEACON_ENABLED) ||
  1267. (changed & BSS_CHANGED_BEACON_INT)) {
  1268. if (ah->opmode == NL80211_IFTYPE_AP &&
  1269. bss_conf->enable_beacon)
  1270. ath9k_set_tsfadjust(sc, vif);
  1271. if (ath9k_allow_beacon_config(sc, vif))
  1272. ath9k_beacon_config(sc, vif, changed);
  1273. }
  1274. if (changed & BSS_CHANGED_ERP_SLOT) {
  1275. if (bss_conf->use_short_slot)
  1276. slottime = 9;
  1277. else
  1278. slottime = 20;
  1279. if (vif->type == NL80211_IFTYPE_AP) {
  1280. /*
  1281. * Defer update, so that connected stations can adjust
  1282. * their settings at the same time.
  1283. * See beacon.c for more details
  1284. */
  1285. sc->beacon.slottime = slottime;
  1286. sc->beacon.updateslot = UPDATE;
  1287. } else {
  1288. ah->slottime = slottime;
  1289. ath9k_hw_init_global_settings(ah);
  1290. }
  1291. }
  1292. if (changed & CHECK_ANI)
  1293. ath_check_ani(sc);
  1294. mutex_unlock(&sc->mutex);
  1295. ath9k_ps_restore(sc);
  1296. #undef CHECK_ANI
  1297. }
  1298. static u64 ath9k_get_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
  1299. {
  1300. struct ath_softc *sc = hw->priv;
  1301. u64 tsf;
  1302. mutex_lock(&sc->mutex);
  1303. ath9k_ps_wakeup(sc);
  1304. tsf = ath9k_hw_gettsf64(sc->sc_ah);
  1305. ath9k_ps_restore(sc);
  1306. mutex_unlock(&sc->mutex);
  1307. return tsf;
  1308. }
  1309. static void ath9k_set_tsf(struct ieee80211_hw *hw,
  1310. struct ieee80211_vif *vif,
  1311. u64 tsf)
  1312. {
  1313. struct ath_softc *sc = hw->priv;
  1314. mutex_lock(&sc->mutex);
  1315. ath9k_ps_wakeup(sc);
  1316. ath9k_hw_settsf64(sc->sc_ah, tsf);
  1317. ath9k_ps_restore(sc);
  1318. mutex_unlock(&sc->mutex);
  1319. }
  1320. static void ath9k_reset_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
  1321. {
  1322. struct ath_softc *sc = hw->priv;
  1323. mutex_lock(&sc->mutex);
  1324. ath9k_ps_wakeup(sc);
  1325. ath9k_hw_reset_tsf(sc->sc_ah);
  1326. ath9k_ps_restore(sc);
  1327. mutex_unlock(&sc->mutex);
  1328. }
  1329. static int ath9k_ampdu_action(struct ieee80211_hw *hw,
  1330. struct ieee80211_vif *vif,
  1331. enum ieee80211_ampdu_mlme_action action,
  1332. struct ieee80211_sta *sta,
  1333. u16 tid, u16 *ssn, u8 buf_size)
  1334. {
  1335. struct ath_softc *sc = hw->priv;
  1336. int ret = 0;
  1337. local_bh_disable();
  1338. switch (action) {
  1339. case IEEE80211_AMPDU_RX_START:
  1340. break;
  1341. case IEEE80211_AMPDU_RX_STOP:
  1342. break;
  1343. case IEEE80211_AMPDU_TX_START:
  1344. ath9k_ps_wakeup(sc);
  1345. ret = ath_tx_aggr_start(sc, sta, tid, ssn);
  1346. if (!ret)
  1347. ieee80211_start_tx_ba_cb_irqsafe(vif, sta->addr, tid);
  1348. ath9k_ps_restore(sc);
  1349. break;
  1350. case IEEE80211_AMPDU_TX_STOP:
  1351. ath9k_ps_wakeup(sc);
  1352. ath_tx_aggr_stop(sc, sta, tid);
  1353. ieee80211_stop_tx_ba_cb_irqsafe(vif, sta->addr, tid);
  1354. ath9k_ps_restore(sc);
  1355. break;
  1356. case IEEE80211_AMPDU_TX_OPERATIONAL:
  1357. ath9k_ps_wakeup(sc);
  1358. ath_tx_aggr_resume(sc, sta, tid);
  1359. ath9k_ps_restore(sc);
  1360. break;
  1361. default:
  1362. ath_err(ath9k_hw_common(sc->sc_ah), "Unknown AMPDU action\n");
  1363. }
  1364. local_bh_enable();
  1365. return ret;
  1366. }
  1367. static int ath9k_get_survey(struct ieee80211_hw *hw, int idx,
  1368. struct survey_info *survey)
  1369. {
  1370. struct ath_softc *sc = hw->priv;
  1371. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1372. struct ieee80211_supported_band *sband;
  1373. struct ieee80211_channel *chan;
  1374. unsigned long flags;
  1375. int pos;
  1376. spin_lock_irqsave(&common->cc_lock, flags);
  1377. if (idx == 0)
  1378. ath_update_survey_stats(sc);
  1379. sband = hw->wiphy->bands[IEEE80211_BAND_2GHZ];
  1380. if (sband && idx >= sband->n_channels) {
  1381. idx -= sband->n_channels;
  1382. sband = NULL;
  1383. }
  1384. if (!sband)
  1385. sband = hw->wiphy->bands[IEEE80211_BAND_5GHZ];
  1386. if (!sband || idx >= sband->n_channels) {
  1387. spin_unlock_irqrestore(&common->cc_lock, flags);
  1388. return -ENOENT;
  1389. }
  1390. chan = &sband->channels[idx];
  1391. pos = chan->hw_value;
  1392. memcpy(survey, &sc->survey[pos], sizeof(*survey));
  1393. survey->channel = chan;
  1394. spin_unlock_irqrestore(&common->cc_lock, flags);
  1395. return 0;
  1396. }
  1397. static void ath9k_set_coverage_class(struct ieee80211_hw *hw, u8 coverage_class)
  1398. {
  1399. struct ath_softc *sc = hw->priv;
  1400. struct ath_hw *ah = sc->sc_ah;
  1401. mutex_lock(&sc->mutex);
  1402. ah->coverage_class = coverage_class;
  1403. ath9k_ps_wakeup(sc);
  1404. ath9k_hw_init_global_settings(ah);
  1405. ath9k_ps_restore(sc);
  1406. mutex_unlock(&sc->mutex);
  1407. }
  1408. static void ath9k_flush(struct ieee80211_hw *hw, bool drop)
  1409. {
  1410. struct ath_softc *sc = hw->priv;
  1411. struct ath_hw *ah = sc->sc_ah;
  1412. struct ath_common *common = ath9k_hw_common(ah);
  1413. int timeout = 200; /* ms */
  1414. int i, j;
  1415. bool drain_txq;
  1416. mutex_lock(&sc->mutex);
  1417. cancel_delayed_work_sync(&sc->tx_complete_work);
  1418. if (ah->ah_flags & AH_UNPLUGGED) {
  1419. ath_dbg(common, ANY, "Device has been unplugged!\n");
  1420. mutex_unlock(&sc->mutex);
  1421. return;
  1422. }
  1423. if (test_bit(SC_OP_INVALID, &sc->sc_flags)) {
  1424. ath_dbg(common, ANY, "Device not present\n");
  1425. mutex_unlock(&sc->mutex);
  1426. return;
  1427. }
  1428. for (j = 0; j < timeout; j++) {
  1429. bool npend = false;
  1430. if (j)
  1431. usleep_range(1000, 2000);
  1432. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  1433. if (!ATH_TXQ_SETUP(sc, i))
  1434. continue;
  1435. npend = ath9k_has_pending_frames(sc, &sc->tx.txq[i]);
  1436. if (npend)
  1437. break;
  1438. }
  1439. if (!npend)
  1440. break;
  1441. }
  1442. if (drop) {
  1443. ath9k_ps_wakeup(sc);
  1444. spin_lock_bh(&sc->sc_pcu_lock);
  1445. drain_txq = ath_drain_all_txq(sc, false);
  1446. spin_unlock_bh(&sc->sc_pcu_lock);
  1447. if (!drain_txq)
  1448. ath_reset(sc, false);
  1449. ath9k_ps_restore(sc);
  1450. ieee80211_wake_queues(hw);
  1451. }
  1452. ieee80211_queue_delayed_work(hw, &sc->tx_complete_work, 0);
  1453. mutex_unlock(&sc->mutex);
  1454. }
  1455. static bool ath9k_tx_frames_pending(struct ieee80211_hw *hw)
  1456. {
  1457. struct ath_softc *sc = hw->priv;
  1458. int i;
  1459. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  1460. if (!ATH_TXQ_SETUP(sc, i))
  1461. continue;
  1462. if (ath9k_has_pending_frames(sc, &sc->tx.txq[i]))
  1463. return true;
  1464. }
  1465. return false;
  1466. }
  1467. static int ath9k_tx_last_beacon(struct ieee80211_hw *hw)
  1468. {
  1469. struct ath_softc *sc = hw->priv;
  1470. struct ath_hw *ah = sc->sc_ah;
  1471. struct ieee80211_vif *vif;
  1472. struct ath_vif *avp;
  1473. struct ath_buf *bf;
  1474. struct ath_tx_status ts;
  1475. bool edma = !!(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA);
  1476. int status;
  1477. vif = sc->beacon.bslot[0];
  1478. if (!vif)
  1479. return 0;
  1480. if (!vif->bss_conf.enable_beacon)
  1481. return 0;
  1482. avp = (void *)vif->drv_priv;
  1483. if (!sc->beacon.tx_processed && !edma) {
  1484. tasklet_disable(&sc->bcon_tasklet);
  1485. bf = avp->av_bcbuf;
  1486. if (!bf || !bf->bf_mpdu)
  1487. goto skip;
  1488. status = ath9k_hw_txprocdesc(ah, bf->bf_desc, &ts);
  1489. if (status == -EINPROGRESS)
  1490. goto skip;
  1491. sc->beacon.tx_processed = true;
  1492. sc->beacon.tx_last = !(ts.ts_status & ATH9K_TXERR_MASK);
  1493. skip:
  1494. tasklet_enable(&sc->bcon_tasklet);
  1495. }
  1496. return sc->beacon.tx_last;
  1497. }
  1498. static int ath9k_get_stats(struct ieee80211_hw *hw,
  1499. struct ieee80211_low_level_stats *stats)
  1500. {
  1501. struct ath_softc *sc = hw->priv;
  1502. struct ath_hw *ah = sc->sc_ah;
  1503. struct ath9k_mib_stats *mib_stats = &ah->ah_mibStats;
  1504. stats->dot11ACKFailureCount = mib_stats->ackrcv_bad;
  1505. stats->dot11RTSFailureCount = mib_stats->rts_bad;
  1506. stats->dot11FCSErrorCount = mib_stats->fcs_bad;
  1507. stats->dot11RTSSuccessCount = mib_stats->rts_good;
  1508. return 0;
  1509. }
  1510. static u32 fill_chainmask(u32 cap, u32 new)
  1511. {
  1512. u32 filled = 0;
  1513. int i;
  1514. for (i = 0; cap && new; i++, cap >>= 1) {
  1515. if (!(cap & BIT(0)))
  1516. continue;
  1517. if (new & BIT(0))
  1518. filled |= BIT(i);
  1519. new >>= 1;
  1520. }
  1521. return filled;
  1522. }
  1523. static bool validate_antenna_mask(struct ath_hw *ah, u32 val)
  1524. {
  1525. switch (val & 0x7) {
  1526. case 0x1:
  1527. case 0x3:
  1528. case 0x7:
  1529. return true;
  1530. case 0x2:
  1531. return (ah->caps.rx_chainmask == 1);
  1532. default:
  1533. return false;
  1534. }
  1535. }
  1536. static int ath9k_set_antenna(struct ieee80211_hw *hw, u32 tx_ant, u32 rx_ant)
  1537. {
  1538. struct ath_softc *sc = hw->priv;
  1539. struct ath_hw *ah = sc->sc_ah;
  1540. if (ah->caps.rx_chainmask != 1)
  1541. rx_ant |= tx_ant;
  1542. if (!validate_antenna_mask(ah, rx_ant) || !tx_ant)
  1543. return -EINVAL;
  1544. sc->ant_rx = rx_ant;
  1545. sc->ant_tx = tx_ant;
  1546. if (ah->caps.rx_chainmask == 1)
  1547. return 0;
  1548. /* AR9100 runs into calibration issues if not all rx chains are enabled */
  1549. if (AR_SREV_9100(ah))
  1550. ah->rxchainmask = 0x7;
  1551. else
  1552. ah->rxchainmask = fill_chainmask(ah->caps.rx_chainmask, rx_ant);
  1553. ah->txchainmask = fill_chainmask(ah->caps.tx_chainmask, tx_ant);
  1554. ath9k_reload_chainmask_settings(sc);
  1555. return 0;
  1556. }
  1557. static int ath9k_get_antenna(struct ieee80211_hw *hw, u32 *tx_ant, u32 *rx_ant)
  1558. {
  1559. struct ath_softc *sc = hw->priv;
  1560. *tx_ant = sc->ant_tx;
  1561. *rx_ant = sc->ant_rx;
  1562. return 0;
  1563. }
  1564. #ifdef CONFIG_ATH9K_DEBUGFS
  1565. /* Ethtool support for get-stats */
  1566. #define AMKSTR(nm) #nm "_BE", #nm "_BK", #nm "_VI", #nm "_VO"
  1567. static const char ath9k_gstrings_stats[][ETH_GSTRING_LEN] = {
  1568. "tx_pkts_nic",
  1569. "tx_bytes_nic",
  1570. "rx_pkts_nic",
  1571. "rx_bytes_nic",
  1572. AMKSTR(d_tx_pkts),
  1573. AMKSTR(d_tx_bytes),
  1574. AMKSTR(d_tx_mpdus_queued),
  1575. AMKSTR(d_tx_mpdus_completed),
  1576. AMKSTR(d_tx_mpdu_xretries),
  1577. AMKSTR(d_tx_aggregates),
  1578. AMKSTR(d_tx_ampdus_queued_hw),
  1579. AMKSTR(d_tx_ampdus_queued_sw),
  1580. AMKSTR(d_tx_ampdus_completed),
  1581. AMKSTR(d_tx_ampdu_retries),
  1582. AMKSTR(d_tx_ampdu_xretries),
  1583. AMKSTR(d_tx_fifo_underrun),
  1584. AMKSTR(d_tx_op_exceeded),
  1585. AMKSTR(d_tx_timer_expiry),
  1586. AMKSTR(d_tx_desc_cfg_err),
  1587. AMKSTR(d_tx_data_underrun),
  1588. AMKSTR(d_tx_delim_underrun),
  1589. "d_rx_decrypt_crc_err",
  1590. "d_rx_phy_err",
  1591. "d_rx_mic_err",
  1592. "d_rx_pre_delim_crc_err",
  1593. "d_rx_post_delim_crc_err",
  1594. "d_rx_decrypt_busy_err",
  1595. "d_rx_phyerr_radar",
  1596. "d_rx_phyerr_ofdm_timing",
  1597. "d_rx_phyerr_cck_timing",
  1598. };
  1599. #define ATH9K_SSTATS_LEN ARRAY_SIZE(ath9k_gstrings_stats)
  1600. static void ath9k_get_et_strings(struct ieee80211_hw *hw,
  1601. struct ieee80211_vif *vif,
  1602. u32 sset, u8 *data)
  1603. {
  1604. if (sset == ETH_SS_STATS)
  1605. memcpy(data, *ath9k_gstrings_stats,
  1606. sizeof(ath9k_gstrings_stats));
  1607. }
  1608. static int ath9k_get_et_sset_count(struct ieee80211_hw *hw,
  1609. struct ieee80211_vif *vif, int sset)
  1610. {
  1611. if (sset == ETH_SS_STATS)
  1612. return ATH9K_SSTATS_LEN;
  1613. return 0;
  1614. }
  1615. #define PR_QNUM(_n) (sc->tx.txq_map[_n]->axq_qnum)
  1616. #define AWDATA(elem) \
  1617. do { \
  1618. data[i++] = sc->debug.stats.txstats[PR_QNUM(WME_AC_BE)].elem; \
  1619. data[i++] = sc->debug.stats.txstats[PR_QNUM(WME_AC_BK)].elem; \
  1620. data[i++] = sc->debug.stats.txstats[PR_QNUM(WME_AC_VI)].elem; \
  1621. data[i++] = sc->debug.stats.txstats[PR_QNUM(WME_AC_VO)].elem; \
  1622. } while (0)
  1623. #define AWDATA_RX(elem) \
  1624. do { \
  1625. data[i++] = sc->debug.stats.rxstats.elem; \
  1626. } while (0)
  1627. static void ath9k_get_et_stats(struct ieee80211_hw *hw,
  1628. struct ieee80211_vif *vif,
  1629. struct ethtool_stats *stats, u64 *data)
  1630. {
  1631. struct ath_softc *sc = hw->priv;
  1632. int i = 0;
  1633. data[i++] = (sc->debug.stats.txstats[PR_QNUM(WME_AC_BE)].tx_pkts_all +
  1634. sc->debug.stats.txstats[PR_QNUM(WME_AC_BK)].tx_pkts_all +
  1635. sc->debug.stats.txstats[PR_QNUM(WME_AC_VI)].tx_pkts_all +
  1636. sc->debug.stats.txstats[PR_QNUM(WME_AC_VO)].tx_pkts_all);
  1637. data[i++] = (sc->debug.stats.txstats[PR_QNUM(WME_AC_BE)].tx_bytes_all +
  1638. sc->debug.stats.txstats[PR_QNUM(WME_AC_BK)].tx_bytes_all +
  1639. sc->debug.stats.txstats[PR_QNUM(WME_AC_VI)].tx_bytes_all +
  1640. sc->debug.stats.txstats[PR_QNUM(WME_AC_VO)].tx_bytes_all);
  1641. AWDATA_RX(rx_pkts_all);
  1642. AWDATA_RX(rx_bytes_all);
  1643. AWDATA(tx_pkts_all);
  1644. AWDATA(tx_bytes_all);
  1645. AWDATA(queued);
  1646. AWDATA(completed);
  1647. AWDATA(xretries);
  1648. AWDATA(a_aggr);
  1649. AWDATA(a_queued_hw);
  1650. AWDATA(a_queued_sw);
  1651. AWDATA(a_completed);
  1652. AWDATA(a_retries);
  1653. AWDATA(a_xretries);
  1654. AWDATA(fifo_underrun);
  1655. AWDATA(xtxop);
  1656. AWDATA(timer_exp);
  1657. AWDATA(desc_cfg_err);
  1658. AWDATA(data_underrun);
  1659. AWDATA(delim_underrun);
  1660. AWDATA_RX(decrypt_crc_err);
  1661. AWDATA_RX(phy_err);
  1662. AWDATA_RX(mic_err);
  1663. AWDATA_RX(pre_delim_crc_err);
  1664. AWDATA_RX(post_delim_crc_err);
  1665. AWDATA_RX(decrypt_busy_err);
  1666. AWDATA_RX(phy_err_stats[ATH9K_PHYERR_RADAR]);
  1667. AWDATA_RX(phy_err_stats[ATH9K_PHYERR_OFDM_TIMING]);
  1668. AWDATA_RX(phy_err_stats[ATH9K_PHYERR_CCK_TIMING]);
  1669. WARN_ON(i != ATH9K_SSTATS_LEN);
  1670. }
  1671. /* End of ethtool get-stats functions */
  1672. #endif
  1673. #ifdef CONFIG_PM_SLEEP
  1674. static void ath9k_wow_map_triggers(struct ath_softc *sc,
  1675. struct cfg80211_wowlan *wowlan,
  1676. u32 *wow_triggers)
  1677. {
  1678. if (wowlan->disconnect)
  1679. *wow_triggers |= AH_WOW_LINK_CHANGE |
  1680. AH_WOW_BEACON_MISS;
  1681. if (wowlan->magic_pkt)
  1682. *wow_triggers |= AH_WOW_MAGIC_PATTERN_EN;
  1683. if (wowlan->n_patterns)
  1684. *wow_triggers |= AH_WOW_USER_PATTERN_EN;
  1685. sc->wow_enabled = *wow_triggers;
  1686. }
  1687. static void ath9k_wow_add_disassoc_deauth_pattern(struct ath_softc *sc)
  1688. {
  1689. struct ath_hw *ah = sc->sc_ah;
  1690. struct ath_common *common = ath9k_hw_common(ah);
  1691. struct ath9k_hw_capabilities *pcaps = &ah->caps;
  1692. int pattern_count = 0;
  1693. int i, byte_cnt;
  1694. u8 dis_deauth_pattern[MAX_PATTERN_SIZE];
  1695. u8 dis_deauth_mask[MAX_PATTERN_SIZE];
  1696. memset(dis_deauth_pattern, 0, MAX_PATTERN_SIZE);
  1697. memset(dis_deauth_mask, 0, MAX_PATTERN_SIZE);
  1698. /*
  1699. * Create Dissassociate / Deauthenticate packet filter
  1700. *
  1701. * 2 bytes 2 byte 6 bytes 6 bytes 6 bytes
  1702. * +--------------+----------+---------+--------+--------+----
  1703. * + Frame Control+ Duration + DA + SA + BSSID +
  1704. * +--------------+----------+---------+--------+--------+----
  1705. *
  1706. * The above is the management frame format for disassociate/
  1707. * deauthenticate pattern, from this we need to match the first byte
  1708. * of 'Frame Control' and DA, SA, and BSSID fields
  1709. * (skipping 2nd byte of FC and Duration feild.
  1710. *
  1711. * Disassociate pattern
  1712. * --------------------
  1713. * Frame control = 00 00 1010
  1714. * DA, SA, BSSID = x:x:x:x:x:x
  1715. * Pattern will be A0000000 | x:x:x:x:x:x | x:x:x:x:x:x
  1716. * | x:x:x:x:x:x -- 22 bytes
  1717. *
  1718. * Deauthenticate pattern
  1719. * ----------------------
  1720. * Frame control = 00 00 1100
  1721. * DA, SA, BSSID = x:x:x:x:x:x
  1722. * Pattern will be C0000000 | x:x:x:x:x:x | x:x:x:x:x:x
  1723. * | x:x:x:x:x:x -- 22 bytes
  1724. */
  1725. /* Create Disassociate Pattern first */
  1726. byte_cnt = 0;
  1727. /* Fill out the mask with all FF's */
  1728. for (i = 0; i < MAX_PATTERN_MASK_SIZE; i++)
  1729. dis_deauth_mask[i] = 0xff;
  1730. /* copy the first byte of frame control field */
  1731. dis_deauth_pattern[byte_cnt] = 0xa0;
  1732. byte_cnt++;
  1733. /* skip 2nd byte of frame control and Duration field */
  1734. byte_cnt += 3;
  1735. /*
  1736. * need not match the destination mac address, it can be a broadcast
  1737. * mac address or an unicast to this station
  1738. */
  1739. byte_cnt += 6;
  1740. /* copy the source mac address */
  1741. memcpy((dis_deauth_pattern + byte_cnt), common->curbssid, ETH_ALEN);
  1742. byte_cnt += 6;
  1743. /* copy the bssid, its same as the source mac address */
  1744. memcpy((dis_deauth_pattern + byte_cnt), common->curbssid, ETH_ALEN);
  1745. /* Create Disassociate pattern mask */
  1746. if (pcaps->hw_caps & ATH9K_HW_WOW_PATTERN_MATCH_EXACT) {
  1747. if (pcaps->hw_caps & ATH9K_HW_WOW_PATTERN_MATCH_DWORD) {
  1748. /*
  1749. * for AR9280, because of hardware limitation, the
  1750. * first 4 bytes have to be matched for all patterns.
  1751. * the mask for disassociation and de-auth pattern
  1752. * matching need to enable the first 4 bytes.
  1753. * also the duration field needs to be filled.
  1754. */
  1755. dis_deauth_mask[0] = 0xf0;
  1756. /*
  1757. * fill in duration field
  1758. FIXME: what is the exact value ?
  1759. */
  1760. dis_deauth_pattern[2] = 0xff;
  1761. dis_deauth_pattern[3] = 0xff;
  1762. } else {
  1763. dis_deauth_mask[0] = 0xfe;
  1764. }
  1765. dis_deauth_mask[1] = 0x03;
  1766. dis_deauth_mask[2] = 0xc0;
  1767. } else {
  1768. dis_deauth_mask[0] = 0xef;
  1769. dis_deauth_mask[1] = 0x3f;
  1770. dis_deauth_mask[2] = 0x00;
  1771. dis_deauth_mask[3] = 0xfc;
  1772. }
  1773. ath_dbg(common, WOW, "Adding disassoc/deauth patterns for WoW\n");
  1774. ath9k_hw_wow_apply_pattern(ah, dis_deauth_pattern, dis_deauth_mask,
  1775. pattern_count, byte_cnt);
  1776. pattern_count++;
  1777. /*
  1778. * for de-authenticate pattern, only the first byte of the frame
  1779. * control field gets changed from 0xA0 to 0xC0
  1780. */
  1781. dis_deauth_pattern[0] = 0xC0;
  1782. ath9k_hw_wow_apply_pattern(ah, dis_deauth_pattern, dis_deauth_mask,
  1783. pattern_count, byte_cnt);
  1784. }
  1785. static void ath9k_wow_add_pattern(struct ath_softc *sc,
  1786. struct cfg80211_wowlan *wowlan)
  1787. {
  1788. struct ath_hw *ah = sc->sc_ah;
  1789. struct ath9k_wow_pattern *wow_pattern = NULL;
  1790. struct cfg80211_wowlan_trig_pkt_pattern *patterns = wowlan->patterns;
  1791. int mask_len;
  1792. s8 i = 0;
  1793. if (!wowlan->n_patterns)
  1794. return;
  1795. /*
  1796. * Add the new user configured patterns
  1797. */
  1798. for (i = 0; i < wowlan->n_patterns; i++) {
  1799. wow_pattern = kzalloc(sizeof(*wow_pattern), GFP_KERNEL);
  1800. if (!wow_pattern)
  1801. return;
  1802. /*
  1803. * TODO: convert the generic user space pattern to
  1804. * appropriate chip specific/802.11 pattern.
  1805. */
  1806. mask_len = DIV_ROUND_UP(wowlan->patterns[i].pattern_len, 8);
  1807. memset(wow_pattern->pattern_bytes, 0, MAX_PATTERN_SIZE);
  1808. memset(wow_pattern->mask_bytes, 0, MAX_PATTERN_SIZE);
  1809. memcpy(wow_pattern->pattern_bytes, patterns[i].pattern,
  1810. patterns[i].pattern_len);
  1811. memcpy(wow_pattern->mask_bytes, patterns[i].mask, mask_len);
  1812. wow_pattern->pattern_len = patterns[i].pattern_len;
  1813. /*
  1814. * just need to take care of deauth and disssoc pattern,
  1815. * make sure we don't overwrite them.
  1816. */
  1817. ath9k_hw_wow_apply_pattern(ah, wow_pattern->pattern_bytes,
  1818. wow_pattern->mask_bytes,
  1819. i + 2,
  1820. wow_pattern->pattern_len);
  1821. kfree(wow_pattern);
  1822. }
  1823. }
  1824. static int ath9k_suspend(struct ieee80211_hw *hw,
  1825. struct cfg80211_wowlan *wowlan)
  1826. {
  1827. struct ath_softc *sc = hw->priv;
  1828. struct ath_hw *ah = sc->sc_ah;
  1829. struct ath_common *common = ath9k_hw_common(ah);
  1830. u32 wow_triggers_enabled = 0;
  1831. int ret = 0;
  1832. mutex_lock(&sc->mutex);
  1833. ath_cancel_work(sc);
  1834. del_timer_sync(&common->ani.timer);
  1835. del_timer_sync(&sc->rx_poll_timer);
  1836. if (test_bit(SC_OP_INVALID, &sc->sc_flags)) {
  1837. ath_dbg(common, ANY, "Device not present\n");
  1838. ret = -EINVAL;
  1839. goto fail_wow;
  1840. }
  1841. if (WARN_ON(!wowlan)) {
  1842. ath_dbg(common, WOW, "None of the WoW triggers enabled\n");
  1843. ret = -EINVAL;
  1844. goto fail_wow;
  1845. }
  1846. if (!device_can_wakeup(sc->dev)) {
  1847. ath_dbg(common, WOW, "device_can_wakeup failed, WoW is not enabled\n");
  1848. ret = 1;
  1849. goto fail_wow;
  1850. }
  1851. /*
  1852. * none of the sta vifs are associated
  1853. * and we are not currently handling multivif
  1854. * cases, for instance we have to seperately
  1855. * configure 'keep alive frame' for each
  1856. * STA.
  1857. */
  1858. if (!test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags)) {
  1859. ath_dbg(common, WOW, "None of the STA vifs are associated\n");
  1860. ret = 1;
  1861. goto fail_wow;
  1862. }
  1863. if (sc->nvifs > 1) {
  1864. ath_dbg(common, WOW, "WoW for multivif is not yet supported\n");
  1865. ret = 1;
  1866. goto fail_wow;
  1867. }
  1868. ath9k_wow_map_triggers(sc, wowlan, &wow_triggers_enabled);
  1869. ath_dbg(common, WOW, "WoW triggers enabled 0x%x\n",
  1870. wow_triggers_enabled);
  1871. ath9k_ps_wakeup(sc);
  1872. ath9k_stop_btcoex(sc);
  1873. /*
  1874. * Enable wake up on recieving disassoc/deauth
  1875. * frame by default.
  1876. */
  1877. ath9k_wow_add_disassoc_deauth_pattern(sc);
  1878. if (wow_triggers_enabled & AH_WOW_USER_PATTERN_EN)
  1879. ath9k_wow_add_pattern(sc, wowlan);
  1880. spin_lock_bh(&sc->sc_pcu_lock);
  1881. /*
  1882. * To avoid false wake, we enable beacon miss interrupt only
  1883. * when we go to sleep. We save the current interrupt mask
  1884. * so we can restore it after the system wakes up
  1885. */
  1886. sc->wow_intr_before_sleep = ah->imask;
  1887. ah->imask &= ~ATH9K_INT_GLOBAL;
  1888. ath9k_hw_disable_interrupts(ah);
  1889. ah->imask = ATH9K_INT_BMISS | ATH9K_INT_GLOBAL;
  1890. ath9k_hw_set_interrupts(ah);
  1891. ath9k_hw_enable_interrupts(ah);
  1892. spin_unlock_bh(&sc->sc_pcu_lock);
  1893. /*
  1894. * we can now sync irq and kill any running tasklets, since we already
  1895. * disabled interrupts and not holding a spin lock
  1896. */
  1897. synchronize_irq(sc->irq);
  1898. tasklet_kill(&sc->intr_tq);
  1899. ath9k_hw_wow_enable(ah, wow_triggers_enabled);
  1900. ath9k_ps_restore(sc);
  1901. ath_dbg(common, ANY, "WoW enabled in ath9k\n");
  1902. atomic_inc(&sc->wow_sleep_proc_intr);
  1903. fail_wow:
  1904. mutex_unlock(&sc->mutex);
  1905. return ret;
  1906. }
  1907. static int ath9k_resume(struct ieee80211_hw *hw)
  1908. {
  1909. struct ath_softc *sc = hw->priv;
  1910. struct ath_hw *ah = sc->sc_ah;
  1911. struct ath_common *common = ath9k_hw_common(ah);
  1912. u32 wow_status;
  1913. mutex_lock(&sc->mutex);
  1914. ath9k_ps_wakeup(sc);
  1915. spin_lock_bh(&sc->sc_pcu_lock);
  1916. ath9k_hw_disable_interrupts(ah);
  1917. ah->imask = sc->wow_intr_before_sleep;
  1918. ath9k_hw_set_interrupts(ah);
  1919. ath9k_hw_enable_interrupts(ah);
  1920. spin_unlock_bh(&sc->sc_pcu_lock);
  1921. wow_status = ath9k_hw_wow_wakeup(ah);
  1922. if (atomic_read(&sc->wow_got_bmiss_intr) == 0) {
  1923. /*
  1924. * some devices may not pick beacon miss
  1925. * as the reason they woke up so we add
  1926. * that here for that shortcoming.
  1927. */
  1928. wow_status |= AH_WOW_BEACON_MISS;
  1929. atomic_dec(&sc->wow_got_bmiss_intr);
  1930. ath_dbg(common, ANY, "Beacon miss interrupt picked up during WoW sleep\n");
  1931. }
  1932. atomic_dec(&sc->wow_sleep_proc_intr);
  1933. if (wow_status) {
  1934. ath_dbg(common, ANY, "Waking up due to WoW triggers %s with WoW status = %x\n",
  1935. ath9k_hw_wow_event_to_string(wow_status), wow_status);
  1936. }
  1937. ath_restart_work(sc);
  1938. ath9k_start_btcoex(sc);
  1939. ath9k_ps_restore(sc);
  1940. mutex_unlock(&sc->mutex);
  1941. return 0;
  1942. }
  1943. static void ath9k_set_wakeup(struct ieee80211_hw *hw, bool enabled)
  1944. {
  1945. struct ath_softc *sc = hw->priv;
  1946. mutex_lock(&sc->mutex);
  1947. device_init_wakeup(sc->dev, 1);
  1948. device_set_wakeup_enable(sc->dev, enabled);
  1949. mutex_unlock(&sc->mutex);
  1950. }
  1951. #endif
  1952. struct ieee80211_ops ath9k_ops = {
  1953. .tx = ath9k_tx,
  1954. .start = ath9k_start,
  1955. .stop = ath9k_stop,
  1956. .add_interface = ath9k_add_interface,
  1957. .change_interface = ath9k_change_interface,
  1958. .remove_interface = ath9k_remove_interface,
  1959. .config = ath9k_config,
  1960. .configure_filter = ath9k_configure_filter,
  1961. .sta_add = ath9k_sta_add,
  1962. .sta_remove = ath9k_sta_remove,
  1963. .sta_notify = ath9k_sta_notify,
  1964. .conf_tx = ath9k_conf_tx,
  1965. .bss_info_changed = ath9k_bss_info_changed,
  1966. .set_key = ath9k_set_key,
  1967. .get_tsf = ath9k_get_tsf,
  1968. .set_tsf = ath9k_set_tsf,
  1969. .reset_tsf = ath9k_reset_tsf,
  1970. .ampdu_action = ath9k_ampdu_action,
  1971. .get_survey = ath9k_get_survey,
  1972. .rfkill_poll = ath9k_rfkill_poll_state,
  1973. .set_coverage_class = ath9k_set_coverage_class,
  1974. .flush = ath9k_flush,
  1975. .tx_frames_pending = ath9k_tx_frames_pending,
  1976. .tx_last_beacon = ath9k_tx_last_beacon,
  1977. .get_stats = ath9k_get_stats,
  1978. .set_antenna = ath9k_set_antenna,
  1979. .get_antenna = ath9k_get_antenna,
  1980. #ifdef CONFIG_PM_SLEEP
  1981. .suspend = ath9k_suspend,
  1982. .resume = ath9k_resume,
  1983. .set_wakeup = ath9k_set_wakeup,
  1984. #endif
  1985. #ifdef CONFIG_ATH9K_DEBUGFS
  1986. .get_et_sset_count = ath9k_get_et_sset_count,
  1987. .get_et_stats = ath9k_get_et_stats,
  1988. .get_et_strings = ath9k_get_et_strings,
  1989. #endif
  1990. };