virtgpu_display.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386
  1. /*
  2. * Copyright (C) 2015 Red Hat, Inc.
  3. * All Rights Reserved.
  4. *
  5. * Authors:
  6. * Dave Airlie
  7. * Alon Levy
  8. *
  9. * Permission is hereby granted, free of charge, to any person obtaining a
  10. * copy of this software and associated documentation files (the "Software"),
  11. * to deal in the Software without restriction, including without limitation
  12. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  13. * and/or sell copies of the Software, and to permit persons to whom the
  14. * Software is furnished to do so, subject to the following conditions:
  15. *
  16. * The above copyright notice and this permission notice shall be included in
  17. * all copies or substantial portions of the Software.
  18. *
  19. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  20. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  21. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  22. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  23. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  24. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  25. * OTHER DEALINGS IN THE SOFTWARE.
  26. */
  27. #include "virtgpu_drv.h"
  28. #include <drm/drm_crtc_helper.h>
  29. #include <drm/drm_atomic_helper.h>
  30. #define XRES_MIN 32
  31. #define YRES_MIN 32
  32. #define XRES_DEF 1024
  33. #define YRES_DEF 768
  34. #define XRES_MAX 8192
  35. #define YRES_MAX 8192
  36. static const struct drm_crtc_funcs virtio_gpu_crtc_funcs = {
  37. .set_config = drm_atomic_helper_set_config,
  38. .destroy = drm_crtc_cleanup,
  39. .page_flip = drm_atomic_helper_page_flip,
  40. .reset = drm_atomic_helper_crtc_reset,
  41. .atomic_duplicate_state = drm_atomic_helper_crtc_duplicate_state,
  42. .atomic_destroy_state = drm_atomic_helper_crtc_destroy_state,
  43. };
  44. static void virtio_gpu_user_framebuffer_destroy(struct drm_framebuffer *fb)
  45. {
  46. struct virtio_gpu_framebuffer *virtio_gpu_fb
  47. = to_virtio_gpu_framebuffer(fb);
  48. drm_gem_object_unreference_unlocked(virtio_gpu_fb->obj);
  49. drm_framebuffer_cleanup(fb);
  50. kfree(virtio_gpu_fb);
  51. }
  52. static int
  53. virtio_gpu_framebuffer_surface_dirty(struct drm_framebuffer *fb,
  54. struct drm_file *file_priv,
  55. unsigned flags, unsigned color,
  56. struct drm_clip_rect *clips,
  57. unsigned num_clips)
  58. {
  59. struct virtio_gpu_framebuffer *virtio_gpu_fb
  60. = to_virtio_gpu_framebuffer(fb);
  61. return virtio_gpu_surface_dirty(virtio_gpu_fb, clips, num_clips);
  62. }
  63. static const struct drm_framebuffer_funcs virtio_gpu_fb_funcs = {
  64. .destroy = virtio_gpu_user_framebuffer_destroy,
  65. .dirty = virtio_gpu_framebuffer_surface_dirty,
  66. };
  67. int
  68. virtio_gpu_framebuffer_init(struct drm_device *dev,
  69. struct virtio_gpu_framebuffer *vgfb,
  70. const struct drm_mode_fb_cmd2 *mode_cmd,
  71. struct drm_gem_object *obj)
  72. {
  73. int ret;
  74. struct virtio_gpu_object *bo;
  75. vgfb->obj = obj;
  76. bo = gem_to_virtio_gpu_obj(obj);
  77. drm_helper_mode_fill_fb_struct(dev, &vgfb->base, mode_cmd);
  78. ret = drm_framebuffer_init(dev, &vgfb->base, &virtio_gpu_fb_funcs);
  79. if (ret) {
  80. vgfb->obj = NULL;
  81. return ret;
  82. }
  83. spin_lock_init(&vgfb->dirty_lock);
  84. vgfb->x1 = vgfb->y1 = INT_MAX;
  85. vgfb->x2 = vgfb->y2 = 0;
  86. return 0;
  87. }
  88. static void virtio_gpu_crtc_mode_set_nofb(struct drm_crtc *crtc)
  89. {
  90. struct drm_device *dev = crtc->dev;
  91. struct virtio_gpu_device *vgdev = dev->dev_private;
  92. struct virtio_gpu_output *output = drm_crtc_to_virtio_gpu_output(crtc);
  93. virtio_gpu_cmd_set_scanout(vgdev, output->index, 0,
  94. crtc->mode.hdisplay,
  95. crtc->mode.vdisplay, 0, 0);
  96. }
  97. static void virtio_gpu_crtc_atomic_enable(struct drm_crtc *crtc,
  98. struct drm_crtc_state *old_state)
  99. {
  100. }
  101. static void virtio_gpu_crtc_atomic_disable(struct drm_crtc *crtc,
  102. struct drm_crtc_state *old_state)
  103. {
  104. struct drm_device *dev = crtc->dev;
  105. struct virtio_gpu_device *vgdev = dev->dev_private;
  106. struct virtio_gpu_output *output = drm_crtc_to_virtio_gpu_output(crtc);
  107. virtio_gpu_cmd_set_scanout(vgdev, output->index, 0, 0, 0, 0, 0);
  108. }
  109. static int virtio_gpu_crtc_atomic_check(struct drm_crtc *crtc,
  110. struct drm_crtc_state *state)
  111. {
  112. return 0;
  113. }
  114. static void virtio_gpu_crtc_atomic_flush(struct drm_crtc *crtc,
  115. struct drm_crtc_state *old_state)
  116. {
  117. unsigned long flags;
  118. spin_lock_irqsave(&crtc->dev->event_lock, flags);
  119. if (crtc->state->event)
  120. drm_crtc_send_vblank_event(crtc, crtc->state->event);
  121. crtc->state->event = NULL;
  122. spin_unlock_irqrestore(&crtc->dev->event_lock, flags);
  123. }
  124. static const struct drm_crtc_helper_funcs virtio_gpu_crtc_helper_funcs = {
  125. .mode_set_nofb = virtio_gpu_crtc_mode_set_nofb,
  126. .atomic_check = virtio_gpu_crtc_atomic_check,
  127. .atomic_flush = virtio_gpu_crtc_atomic_flush,
  128. .atomic_enable = virtio_gpu_crtc_atomic_enable,
  129. .atomic_disable = virtio_gpu_crtc_atomic_disable,
  130. };
  131. static void virtio_gpu_enc_mode_set(struct drm_encoder *encoder,
  132. struct drm_display_mode *mode,
  133. struct drm_display_mode *adjusted_mode)
  134. {
  135. }
  136. static void virtio_gpu_enc_enable(struct drm_encoder *encoder)
  137. {
  138. }
  139. static void virtio_gpu_enc_disable(struct drm_encoder *encoder)
  140. {
  141. }
  142. static int virtio_gpu_conn_get_modes(struct drm_connector *connector)
  143. {
  144. struct virtio_gpu_output *output =
  145. drm_connector_to_virtio_gpu_output(connector);
  146. struct drm_display_mode *mode = NULL;
  147. int count, width, height;
  148. width = le32_to_cpu(output->info.r.width);
  149. height = le32_to_cpu(output->info.r.height);
  150. count = drm_add_modes_noedid(connector, XRES_MAX, YRES_MAX);
  151. if (width == 0 || height == 0) {
  152. width = XRES_DEF;
  153. height = YRES_DEF;
  154. drm_set_preferred_mode(connector, XRES_DEF, YRES_DEF);
  155. } else {
  156. DRM_DEBUG("add mode: %dx%d\n", width, height);
  157. mode = drm_cvt_mode(connector->dev, width, height, 60,
  158. false, false, false);
  159. mode->type |= DRM_MODE_TYPE_PREFERRED;
  160. drm_mode_probed_add(connector, mode);
  161. count++;
  162. }
  163. return count;
  164. }
  165. static int virtio_gpu_conn_mode_valid(struct drm_connector *connector,
  166. struct drm_display_mode *mode)
  167. {
  168. struct virtio_gpu_output *output =
  169. drm_connector_to_virtio_gpu_output(connector);
  170. int width, height;
  171. width = le32_to_cpu(output->info.r.width);
  172. height = le32_to_cpu(output->info.r.height);
  173. if (!(mode->type & DRM_MODE_TYPE_PREFERRED))
  174. return MODE_OK;
  175. if (mode->hdisplay == XRES_DEF && mode->vdisplay == YRES_DEF)
  176. return MODE_OK;
  177. if (mode->hdisplay <= width && mode->hdisplay >= width - 16 &&
  178. mode->vdisplay <= height && mode->vdisplay >= height - 16)
  179. return MODE_OK;
  180. DRM_DEBUG("del mode: %dx%d\n", mode->hdisplay, mode->vdisplay);
  181. return MODE_BAD;
  182. }
  183. static const struct drm_encoder_helper_funcs virtio_gpu_enc_helper_funcs = {
  184. .mode_set = virtio_gpu_enc_mode_set,
  185. .enable = virtio_gpu_enc_enable,
  186. .disable = virtio_gpu_enc_disable,
  187. };
  188. static const struct drm_connector_helper_funcs virtio_gpu_conn_helper_funcs = {
  189. .get_modes = virtio_gpu_conn_get_modes,
  190. .mode_valid = virtio_gpu_conn_mode_valid,
  191. };
  192. static enum drm_connector_status virtio_gpu_conn_detect(
  193. struct drm_connector *connector,
  194. bool force)
  195. {
  196. struct virtio_gpu_output *output =
  197. drm_connector_to_virtio_gpu_output(connector);
  198. if (output->info.enabled)
  199. return connector_status_connected;
  200. else
  201. return connector_status_disconnected;
  202. }
  203. static void virtio_gpu_conn_destroy(struct drm_connector *connector)
  204. {
  205. struct virtio_gpu_output *virtio_gpu_output =
  206. drm_connector_to_virtio_gpu_output(connector);
  207. drm_connector_unregister(connector);
  208. drm_connector_cleanup(connector);
  209. kfree(virtio_gpu_output);
  210. }
  211. static const struct drm_connector_funcs virtio_gpu_connector_funcs = {
  212. .detect = virtio_gpu_conn_detect,
  213. .fill_modes = drm_helper_probe_single_connector_modes,
  214. .destroy = virtio_gpu_conn_destroy,
  215. .reset = drm_atomic_helper_connector_reset,
  216. .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
  217. .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
  218. };
  219. static const struct drm_encoder_funcs virtio_gpu_enc_funcs = {
  220. .destroy = drm_encoder_cleanup,
  221. };
  222. static int vgdev_output_init(struct virtio_gpu_device *vgdev, int index)
  223. {
  224. struct drm_device *dev = vgdev->ddev;
  225. struct virtio_gpu_output *output = vgdev->outputs + index;
  226. struct drm_connector *connector = &output->conn;
  227. struct drm_encoder *encoder = &output->enc;
  228. struct drm_crtc *crtc = &output->crtc;
  229. struct drm_plane *primary, *cursor;
  230. output->index = index;
  231. if (index == 0) {
  232. output->info.enabled = cpu_to_le32(true);
  233. output->info.r.width = cpu_to_le32(XRES_DEF);
  234. output->info.r.height = cpu_to_le32(YRES_DEF);
  235. }
  236. primary = virtio_gpu_plane_init(vgdev, DRM_PLANE_TYPE_PRIMARY, index);
  237. if (IS_ERR(primary))
  238. return PTR_ERR(primary);
  239. cursor = virtio_gpu_plane_init(vgdev, DRM_PLANE_TYPE_CURSOR, index);
  240. if (IS_ERR(cursor))
  241. return PTR_ERR(cursor);
  242. drm_crtc_init_with_planes(dev, crtc, primary, cursor,
  243. &virtio_gpu_crtc_funcs, NULL);
  244. drm_crtc_helper_add(crtc, &virtio_gpu_crtc_helper_funcs);
  245. primary->crtc = crtc;
  246. cursor->crtc = crtc;
  247. drm_connector_init(dev, connector, &virtio_gpu_connector_funcs,
  248. DRM_MODE_CONNECTOR_VIRTUAL);
  249. drm_connector_helper_add(connector, &virtio_gpu_conn_helper_funcs);
  250. drm_encoder_init(dev, encoder, &virtio_gpu_enc_funcs,
  251. DRM_MODE_ENCODER_VIRTUAL, NULL);
  252. drm_encoder_helper_add(encoder, &virtio_gpu_enc_helper_funcs);
  253. encoder->possible_crtcs = 1 << index;
  254. drm_mode_connector_attach_encoder(connector, encoder);
  255. drm_connector_register(connector);
  256. return 0;
  257. }
  258. static struct drm_framebuffer *
  259. virtio_gpu_user_framebuffer_create(struct drm_device *dev,
  260. struct drm_file *file_priv,
  261. const struct drm_mode_fb_cmd2 *mode_cmd)
  262. {
  263. struct drm_gem_object *obj = NULL;
  264. struct virtio_gpu_framebuffer *virtio_gpu_fb;
  265. int ret;
  266. /* lookup object associated with res handle */
  267. obj = drm_gem_object_lookup(file_priv, mode_cmd->handles[0]);
  268. if (!obj)
  269. return ERR_PTR(-EINVAL);
  270. virtio_gpu_fb = kzalloc(sizeof(*virtio_gpu_fb), GFP_KERNEL);
  271. if (virtio_gpu_fb == NULL)
  272. return ERR_PTR(-ENOMEM);
  273. ret = virtio_gpu_framebuffer_init(dev, virtio_gpu_fb, mode_cmd, obj);
  274. if (ret) {
  275. kfree(virtio_gpu_fb);
  276. drm_gem_object_unreference_unlocked(obj);
  277. return NULL;
  278. }
  279. return &virtio_gpu_fb->base;
  280. }
  281. static void vgdev_atomic_commit_tail(struct drm_atomic_state *state)
  282. {
  283. struct drm_device *dev = state->dev;
  284. drm_atomic_helper_commit_modeset_disables(dev, state);
  285. drm_atomic_helper_commit_modeset_enables(dev, state);
  286. drm_atomic_helper_commit_planes(dev, state, 0);
  287. drm_atomic_helper_commit_hw_done(state);
  288. drm_atomic_helper_wait_for_vblanks(dev, state);
  289. drm_atomic_helper_cleanup_planes(dev, state);
  290. }
  291. static const struct drm_mode_config_helper_funcs virtio_mode_config_helpers = {
  292. .atomic_commit_tail = vgdev_atomic_commit_tail,
  293. };
  294. static const struct drm_mode_config_funcs virtio_gpu_mode_funcs = {
  295. .fb_create = virtio_gpu_user_framebuffer_create,
  296. .atomic_check = drm_atomic_helper_check,
  297. .atomic_commit = drm_atomic_helper_commit,
  298. };
  299. int virtio_gpu_modeset_init(struct virtio_gpu_device *vgdev)
  300. {
  301. int i;
  302. drm_mode_config_init(vgdev->ddev);
  303. vgdev->ddev->mode_config.funcs = &virtio_gpu_mode_funcs;
  304. vgdev->ddev->mode_config.helper_private = &virtio_mode_config_helpers;
  305. /* modes will be validated against the framebuffer size */
  306. vgdev->ddev->mode_config.min_width = XRES_MIN;
  307. vgdev->ddev->mode_config.min_height = YRES_MIN;
  308. vgdev->ddev->mode_config.max_width = XRES_MAX;
  309. vgdev->ddev->mode_config.max_height = YRES_MAX;
  310. for (i = 0 ; i < vgdev->num_scanouts; ++i)
  311. vgdev_output_init(vgdev, i);
  312. drm_mode_config_reset(vgdev->ddev);
  313. return 0;
  314. }
  315. void virtio_gpu_modeset_fini(struct virtio_gpu_device *vgdev)
  316. {
  317. virtio_gpu_fbdev_fini(vgdev);
  318. drm_mode_config_cleanup(vgdev->ddev);
  319. }