amdgpu_ih.h 2.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071
  1. /*
  2. * Copyright 2014 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. */
  23. #ifndef __AMDGPU_IH_H__
  24. #define __AMDGPU_IH_H__
  25. struct amdgpu_device;
  26. #define AMDGPU_IH_CLIENTID_LEGACY 0
  27. #define AMDGPU_IH_CLIENTID_MAX 0x1f
  28. /*
  29. * R6xx+ IH ring
  30. */
  31. struct amdgpu_ih_ring {
  32. struct amdgpu_bo *ring_obj;
  33. volatile uint32_t *ring;
  34. unsigned rptr;
  35. unsigned ring_size;
  36. uint64_t gpu_addr;
  37. uint32_t ptr_mask;
  38. atomic_t lock;
  39. bool enabled;
  40. unsigned wptr_offs;
  41. unsigned rptr_offs;
  42. u32 doorbell_index;
  43. bool use_doorbell;
  44. bool use_bus_addr;
  45. dma_addr_t rb_dma_addr; /* only used when use_bus_addr = true */
  46. };
  47. #define AMDGPU_IH_SRC_DATA_MAX_SIZE_DW 4
  48. struct amdgpu_iv_entry {
  49. unsigned client_id;
  50. unsigned src_id;
  51. unsigned src_data[AMDGPU_IH_SRC_DATA_MAX_SIZE_DW];
  52. unsigned ring_id;
  53. unsigned vm_id;
  54. unsigned vm_id_src;
  55. unsigned pas_id;
  56. const uint32_t *iv_entry;
  57. };
  58. int amdgpu_ih_ring_init(struct amdgpu_device *adev, unsigned ring_size,
  59. bool use_bus_addr);
  60. void amdgpu_ih_ring_fini(struct amdgpu_device *adev);
  61. int amdgpu_ih_process(struct amdgpu_device *adev);
  62. #endif