vxge-main.c 128 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857
  1. /******************************************************************************
  2. * This software may be used and distributed according to the terms of
  3. * the GNU General Public License (GPL), incorporated herein by reference.
  4. * Drivers based on or derived from this code fall under the GPL and must
  5. * retain the authorship, copyright and license notice. This file is not
  6. * a complete program and may only be used when the entire operating
  7. * system is licensed under the GPL.
  8. * See the file COPYING in this distribution for more information.
  9. *
  10. * vxge-main.c: Driver for Exar Corp's X3100 Series 10GbE PCIe I/O
  11. * Virtualized Server Adapter.
  12. * Copyright(c) 2002-2010 Exar Corp.
  13. *
  14. * The module loadable parameters that are supported by the driver and a brief
  15. * explanation of all the variables:
  16. * vlan_tag_strip:
  17. * Strip VLAN Tag enable/disable. Instructs the device to remove
  18. * the VLAN tag from all received tagged frames that are not
  19. * replicated at the internal L2 switch.
  20. * 0 - Do not strip the VLAN tag.
  21. * 1 - Strip the VLAN tag.
  22. *
  23. * addr_learn_en:
  24. * Enable learning the mac address of the guest OS interface in
  25. * a virtualization environment.
  26. * 0 - DISABLE
  27. * 1 - ENABLE
  28. *
  29. * max_config_port:
  30. * Maximum number of port to be supported.
  31. * MIN -1 and MAX - 2
  32. *
  33. * max_config_vpath:
  34. * This configures the maximum no of VPATH configures for each
  35. * device function.
  36. * MIN - 1 and MAX - 17
  37. *
  38. * max_config_dev:
  39. * This configures maximum no of Device function to be enabled.
  40. * MIN - 1 and MAX - 17
  41. *
  42. ******************************************************************************/
  43. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  44. #include <linux/bitops.h>
  45. #include <linux/if_vlan.h>
  46. #include <linux/interrupt.h>
  47. #include <linux/pci.h>
  48. #include <linux/slab.h>
  49. #include <linux/tcp.h>
  50. #include <net/ip.h>
  51. #include <linux/netdevice.h>
  52. #include <linux/etherdevice.h>
  53. #include <linux/firmware.h>
  54. #include <linux/net_tstamp.h>
  55. #include <linux/prefetch.h>
  56. #include <linux/module.h>
  57. #include "vxge-main.h"
  58. #include "vxge-reg.h"
  59. MODULE_LICENSE("Dual BSD/GPL");
  60. MODULE_DESCRIPTION("Neterion's X3100 Series 10GbE PCIe I/O"
  61. "Virtualized Server Adapter");
  62. static DEFINE_PCI_DEVICE_TABLE(vxge_id_table) = {
  63. {PCI_VENDOR_ID_S2IO, PCI_DEVICE_ID_TITAN_WIN, PCI_ANY_ID,
  64. PCI_ANY_ID},
  65. {PCI_VENDOR_ID_S2IO, PCI_DEVICE_ID_TITAN_UNI, PCI_ANY_ID,
  66. PCI_ANY_ID},
  67. {0}
  68. };
  69. MODULE_DEVICE_TABLE(pci, vxge_id_table);
  70. VXGE_MODULE_PARAM_INT(vlan_tag_strip, VXGE_HW_VPATH_RPA_STRIP_VLAN_TAG_ENABLE);
  71. VXGE_MODULE_PARAM_INT(addr_learn_en, VXGE_HW_MAC_ADDR_LEARN_DEFAULT);
  72. VXGE_MODULE_PARAM_INT(max_config_port, VXGE_MAX_CONFIG_PORT);
  73. VXGE_MODULE_PARAM_INT(max_config_vpath, VXGE_USE_DEFAULT);
  74. VXGE_MODULE_PARAM_INT(max_mac_vpath, VXGE_MAX_MAC_ADDR_COUNT);
  75. VXGE_MODULE_PARAM_INT(max_config_dev, VXGE_MAX_CONFIG_DEV);
  76. static u16 vpath_selector[VXGE_HW_MAX_VIRTUAL_PATHS] =
  77. {0, 1, 3, 3, 7, 7, 7, 7, 15, 15, 15, 15, 15, 15, 15, 15, 31};
  78. static unsigned int bw_percentage[VXGE_HW_MAX_VIRTUAL_PATHS] =
  79. {[0 ...(VXGE_HW_MAX_VIRTUAL_PATHS - 1)] = 0xFF};
  80. module_param_array(bw_percentage, uint, NULL, 0);
  81. static struct vxge_drv_config *driver_config;
  82. static inline int is_vxge_card_up(struct vxgedev *vdev)
  83. {
  84. return test_bit(__VXGE_STATE_CARD_UP, &vdev->state);
  85. }
  86. static inline void VXGE_COMPLETE_VPATH_TX(struct vxge_fifo *fifo)
  87. {
  88. struct sk_buff **skb_ptr = NULL;
  89. struct sk_buff **temp;
  90. #define NR_SKB_COMPLETED 128
  91. struct sk_buff *completed[NR_SKB_COMPLETED];
  92. int more;
  93. do {
  94. more = 0;
  95. skb_ptr = completed;
  96. if (__netif_tx_trylock(fifo->txq)) {
  97. vxge_hw_vpath_poll_tx(fifo->handle, &skb_ptr,
  98. NR_SKB_COMPLETED, &more);
  99. __netif_tx_unlock(fifo->txq);
  100. }
  101. /* free SKBs */
  102. for (temp = completed; temp != skb_ptr; temp++)
  103. dev_kfree_skb_irq(*temp);
  104. } while (more);
  105. }
  106. static inline void VXGE_COMPLETE_ALL_TX(struct vxgedev *vdev)
  107. {
  108. int i;
  109. /* Complete all transmits */
  110. for (i = 0; i < vdev->no_of_vpath; i++)
  111. VXGE_COMPLETE_VPATH_TX(&vdev->vpaths[i].fifo);
  112. }
  113. static inline void VXGE_COMPLETE_ALL_RX(struct vxgedev *vdev)
  114. {
  115. int i;
  116. struct vxge_ring *ring;
  117. /* Complete all receives*/
  118. for (i = 0; i < vdev->no_of_vpath; i++) {
  119. ring = &vdev->vpaths[i].ring;
  120. vxge_hw_vpath_poll_rx(ring->handle);
  121. }
  122. }
  123. /*
  124. * vxge_callback_link_up
  125. *
  126. * This function is called during interrupt context to notify link up state
  127. * change.
  128. */
  129. static void vxge_callback_link_up(struct __vxge_hw_device *hldev)
  130. {
  131. struct net_device *dev = hldev->ndev;
  132. struct vxgedev *vdev = netdev_priv(dev);
  133. vxge_debug_entryexit(VXGE_TRACE, "%s: %s:%d",
  134. vdev->ndev->name, __func__, __LINE__);
  135. netdev_notice(vdev->ndev, "Link Up\n");
  136. vdev->stats.link_up++;
  137. netif_carrier_on(vdev->ndev);
  138. netif_tx_wake_all_queues(vdev->ndev);
  139. vxge_debug_entryexit(VXGE_TRACE,
  140. "%s: %s:%d Exiting...", vdev->ndev->name, __func__, __LINE__);
  141. }
  142. /*
  143. * vxge_callback_link_down
  144. *
  145. * This function is called during interrupt context to notify link down state
  146. * change.
  147. */
  148. static void vxge_callback_link_down(struct __vxge_hw_device *hldev)
  149. {
  150. struct net_device *dev = hldev->ndev;
  151. struct vxgedev *vdev = netdev_priv(dev);
  152. vxge_debug_entryexit(VXGE_TRACE,
  153. "%s: %s:%d", vdev->ndev->name, __func__, __LINE__);
  154. netdev_notice(vdev->ndev, "Link Down\n");
  155. vdev->stats.link_down++;
  156. netif_carrier_off(vdev->ndev);
  157. netif_tx_stop_all_queues(vdev->ndev);
  158. vxge_debug_entryexit(VXGE_TRACE,
  159. "%s: %s:%d Exiting...", vdev->ndev->name, __func__, __LINE__);
  160. }
  161. /*
  162. * vxge_rx_alloc
  163. *
  164. * Allocate SKB.
  165. */
  166. static struct sk_buff *
  167. vxge_rx_alloc(void *dtrh, struct vxge_ring *ring, const int skb_size)
  168. {
  169. struct net_device *dev;
  170. struct sk_buff *skb;
  171. struct vxge_rx_priv *rx_priv;
  172. dev = ring->ndev;
  173. vxge_debug_entryexit(VXGE_TRACE, "%s: %s:%d",
  174. ring->ndev->name, __func__, __LINE__);
  175. rx_priv = vxge_hw_ring_rxd_private_get(dtrh);
  176. /* try to allocate skb first. this one may fail */
  177. skb = netdev_alloc_skb(dev, skb_size +
  178. VXGE_HW_HEADER_ETHERNET_II_802_3_ALIGN);
  179. if (skb == NULL) {
  180. vxge_debug_mem(VXGE_ERR,
  181. "%s: out of memory to allocate SKB", dev->name);
  182. ring->stats.skb_alloc_fail++;
  183. return NULL;
  184. }
  185. vxge_debug_mem(VXGE_TRACE,
  186. "%s: %s:%d Skb : 0x%p", ring->ndev->name,
  187. __func__, __LINE__, skb);
  188. skb_reserve(skb, VXGE_HW_HEADER_ETHERNET_II_802_3_ALIGN);
  189. rx_priv->skb = skb;
  190. rx_priv->skb_data = NULL;
  191. rx_priv->data_size = skb_size;
  192. vxge_debug_entryexit(VXGE_TRACE,
  193. "%s: %s:%d Exiting...", ring->ndev->name, __func__, __LINE__);
  194. return skb;
  195. }
  196. /*
  197. * vxge_rx_map
  198. */
  199. static int vxge_rx_map(void *dtrh, struct vxge_ring *ring)
  200. {
  201. struct vxge_rx_priv *rx_priv;
  202. dma_addr_t dma_addr;
  203. vxge_debug_entryexit(VXGE_TRACE, "%s: %s:%d",
  204. ring->ndev->name, __func__, __LINE__);
  205. rx_priv = vxge_hw_ring_rxd_private_get(dtrh);
  206. rx_priv->skb_data = rx_priv->skb->data;
  207. dma_addr = pci_map_single(ring->pdev, rx_priv->skb_data,
  208. rx_priv->data_size, PCI_DMA_FROMDEVICE);
  209. if (unlikely(pci_dma_mapping_error(ring->pdev, dma_addr))) {
  210. ring->stats.pci_map_fail++;
  211. return -EIO;
  212. }
  213. vxge_debug_mem(VXGE_TRACE,
  214. "%s: %s:%d 1 buffer mode dma_addr = 0x%llx",
  215. ring->ndev->name, __func__, __LINE__,
  216. (unsigned long long)dma_addr);
  217. vxge_hw_ring_rxd_1b_set(dtrh, dma_addr, rx_priv->data_size);
  218. rx_priv->data_dma = dma_addr;
  219. vxge_debug_entryexit(VXGE_TRACE,
  220. "%s: %s:%d Exiting...", ring->ndev->name, __func__, __LINE__);
  221. return 0;
  222. }
  223. /*
  224. * vxge_rx_initial_replenish
  225. * Allocation of RxD as an initial replenish procedure.
  226. */
  227. static enum vxge_hw_status
  228. vxge_rx_initial_replenish(void *dtrh, void *userdata)
  229. {
  230. struct vxge_ring *ring = (struct vxge_ring *)userdata;
  231. struct vxge_rx_priv *rx_priv;
  232. vxge_debug_entryexit(VXGE_TRACE, "%s: %s:%d",
  233. ring->ndev->name, __func__, __LINE__);
  234. if (vxge_rx_alloc(dtrh, ring,
  235. VXGE_LL_MAX_FRAME_SIZE(ring->ndev)) == NULL)
  236. return VXGE_HW_FAIL;
  237. if (vxge_rx_map(dtrh, ring)) {
  238. rx_priv = vxge_hw_ring_rxd_private_get(dtrh);
  239. dev_kfree_skb(rx_priv->skb);
  240. return VXGE_HW_FAIL;
  241. }
  242. vxge_debug_entryexit(VXGE_TRACE,
  243. "%s: %s:%d Exiting...", ring->ndev->name, __func__, __LINE__);
  244. return VXGE_HW_OK;
  245. }
  246. static inline void
  247. vxge_rx_complete(struct vxge_ring *ring, struct sk_buff *skb, u16 vlan,
  248. int pkt_length, struct vxge_hw_ring_rxd_info *ext_info)
  249. {
  250. vxge_debug_entryexit(VXGE_TRACE, "%s: %s:%d",
  251. ring->ndev->name, __func__, __LINE__);
  252. skb_record_rx_queue(skb, ring->driver_id);
  253. skb->protocol = eth_type_trans(skb, ring->ndev);
  254. u64_stats_update_begin(&ring->stats.syncp);
  255. ring->stats.rx_frms++;
  256. ring->stats.rx_bytes += pkt_length;
  257. if (skb->pkt_type == PACKET_MULTICAST)
  258. ring->stats.rx_mcast++;
  259. u64_stats_update_end(&ring->stats.syncp);
  260. vxge_debug_rx(VXGE_TRACE,
  261. "%s: %s:%d skb protocol = %d",
  262. ring->ndev->name, __func__, __LINE__, skb->protocol);
  263. if (ext_info->vlan &&
  264. ring->vlan_tag_strip == VXGE_HW_VPATH_RPA_STRIP_VLAN_TAG_ENABLE)
  265. __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), ext_info->vlan);
  266. napi_gro_receive(ring->napi_p, skb);
  267. vxge_debug_entryexit(VXGE_TRACE,
  268. "%s: %s:%d Exiting...", ring->ndev->name, __func__, __LINE__);
  269. }
  270. static inline void vxge_re_pre_post(void *dtr, struct vxge_ring *ring,
  271. struct vxge_rx_priv *rx_priv)
  272. {
  273. pci_dma_sync_single_for_device(ring->pdev,
  274. rx_priv->data_dma, rx_priv->data_size, PCI_DMA_FROMDEVICE);
  275. vxge_hw_ring_rxd_1b_set(dtr, rx_priv->data_dma, rx_priv->data_size);
  276. vxge_hw_ring_rxd_pre_post(ring->handle, dtr);
  277. }
  278. static inline void vxge_post(int *dtr_cnt, void **first_dtr,
  279. void *post_dtr, struct __vxge_hw_ring *ringh)
  280. {
  281. int dtr_count = *dtr_cnt;
  282. if ((*dtr_cnt % VXGE_HW_RXSYNC_FREQ_CNT) == 0) {
  283. if (*first_dtr)
  284. vxge_hw_ring_rxd_post_post_wmb(ringh, *first_dtr);
  285. *first_dtr = post_dtr;
  286. } else
  287. vxge_hw_ring_rxd_post_post(ringh, post_dtr);
  288. dtr_count++;
  289. *dtr_cnt = dtr_count;
  290. }
  291. /*
  292. * vxge_rx_1b_compl
  293. *
  294. * If the interrupt is because of a received frame or if the receive ring
  295. * contains fresh as yet un-processed frames, this function is called.
  296. */
  297. static enum vxge_hw_status
  298. vxge_rx_1b_compl(struct __vxge_hw_ring *ringh, void *dtr,
  299. u8 t_code, void *userdata)
  300. {
  301. struct vxge_ring *ring = (struct vxge_ring *)userdata;
  302. struct net_device *dev = ring->ndev;
  303. unsigned int dma_sizes;
  304. void *first_dtr = NULL;
  305. int dtr_cnt = 0;
  306. int data_size;
  307. dma_addr_t data_dma;
  308. int pkt_length;
  309. struct sk_buff *skb;
  310. struct vxge_rx_priv *rx_priv;
  311. struct vxge_hw_ring_rxd_info ext_info;
  312. vxge_debug_entryexit(VXGE_TRACE, "%s: %s:%d",
  313. ring->ndev->name, __func__, __LINE__);
  314. do {
  315. prefetch((char *)dtr + L1_CACHE_BYTES);
  316. rx_priv = vxge_hw_ring_rxd_private_get(dtr);
  317. skb = rx_priv->skb;
  318. data_size = rx_priv->data_size;
  319. data_dma = rx_priv->data_dma;
  320. prefetch(rx_priv->skb_data);
  321. vxge_debug_rx(VXGE_TRACE,
  322. "%s: %s:%d skb = 0x%p",
  323. ring->ndev->name, __func__, __LINE__, skb);
  324. vxge_hw_ring_rxd_1b_get(ringh, dtr, &dma_sizes);
  325. pkt_length = dma_sizes;
  326. pkt_length -= ETH_FCS_LEN;
  327. vxge_debug_rx(VXGE_TRACE,
  328. "%s: %s:%d Packet Length = %d",
  329. ring->ndev->name, __func__, __LINE__, pkt_length);
  330. vxge_hw_ring_rxd_1b_info_get(ringh, dtr, &ext_info);
  331. /* check skb validity */
  332. vxge_assert(skb);
  333. prefetch((char *)skb + L1_CACHE_BYTES);
  334. if (unlikely(t_code)) {
  335. if (vxge_hw_ring_handle_tcode(ringh, dtr, t_code) !=
  336. VXGE_HW_OK) {
  337. ring->stats.rx_errors++;
  338. vxge_debug_rx(VXGE_TRACE,
  339. "%s: %s :%d Rx T_code is %d",
  340. ring->ndev->name, __func__,
  341. __LINE__, t_code);
  342. /* If the t_code is not supported and if the
  343. * t_code is other than 0x5 (unparseable packet
  344. * such as unknown UPV6 header), Drop it !!!
  345. */
  346. vxge_re_pre_post(dtr, ring, rx_priv);
  347. vxge_post(&dtr_cnt, &first_dtr, dtr, ringh);
  348. ring->stats.rx_dropped++;
  349. continue;
  350. }
  351. }
  352. if (pkt_length > VXGE_LL_RX_COPY_THRESHOLD) {
  353. if (vxge_rx_alloc(dtr, ring, data_size) != NULL) {
  354. if (!vxge_rx_map(dtr, ring)) {
  355. skb_put(skb, pkt_length);
  356. pci_unmap_single(ring->pdev, data_dma,
  357. data_size, PCI_DMA_FROMDEVICE);
  358. vxge_hw_ring_rxd_pre_post(ringh, dtr);
  359. vxge_post(&dtr_cnt, &first_dtr, dtr,
  360. ringh);
  361. } else {
  362. dev_kfree_skb(rx_priv->skb);
  363. rx_priv->skb = skb;
  364. rx_priv->data_size = data_size;
  365. vxge_re_pre_post(dtr, ring, rx_priv);
  366. vxge_post(&dtr_cnt, &first_dtr, dtr,
  367. ringh);
  368. ring->stats.rx_dropped++;
  369. break;
  370. }
  371. } else {
  372. vxge_re_pre_post(dtr, ring, rx_priv);
  373. vxge_post(&dtr_cnt, &first_dtr, dtr, ringh);
  374. ring->stats.rx_dropped++;
  375. break;
  376. }
  377. } else {
  378. struct sk_buff *skb_up;
  379. skb_up = netdev_alloc_skb(dev, pkt_length +
  380. VXGE_HW_HEADER_ETHERNET_II_802_3_ALIGN);
  381. if (skb_up != NULL) {
  382. skb_reserve(skb_up,
  383. VXGE_HW_HEADER_ETHERNET_II_802_3_ALIGN);
  384. pci_dma_sync_single_for_cpu(ring->pdev,
  385. data_dma, data_size,
  386. PCI_DMA_FROMDEVICE);
  387. vxge_debug_mem(VXGE_TRACE,
  388. "%s: %s:%d skb_up = %p",
  389. ring->ndev->name, __func__,
  390. __LINE__, skb);
  391. memcpy(skb_up->data, skb->data, pkt_length);
  392. vxge_re_pre_post(dtr, ring, rx_priv);
  393. vxge_post(&dtr_cnt, &first_dtr, dtr,
  394. ringh);
  395. /* will netif_rx small SKB instead */
  396. skb = skb_up;
  397. skb_put(skb, pkt_length);
  398. } else {
  399. vxge_re_pre_post(dtr, ring, rx_priv);
  400. vxge_post(&dtr_cnt, &first_dtr, dtr, ringh);
  401. vxge_debug_rx(VXGE_ERR,
  402. "%s: vxge_rx_1b_compl: out of "
  403. "memory", dev->name);
  404. ring->stats.skb_alloc_fail++;
  405. break;
  406. }
  407. }
  408. if ((ext_info.proto & VXGE_HW_FRAME_PROTO_TCP_OR_UDP) &&
  409. !(ext_info.proto & VXGE_HW_FRAME_PROTO_IP_FRAG) &&
  410. (dev->features & NETIF_F_RXCSUM) && /* Offload Rx side CSUM */
  411. ext_info.l3_cksum == VXGE_HW_L3_CKSUM_OK &&
  412. ext_info.l4_cksum == VXGE_HW_L4_CKSUM_OK)
  413. skb->ip_summed = CHECKSUM_UNNECESSARY;
  414. else
  415. skb_checksum_none_assert(skb);
  416. if (ring->rx_hwts) {
  417. struct skb_shared_hwtstamps *skb_hwts;
  418. u32 ns = *(u32 *)(skb->head + pkt_length);
  419. skb_hwts = skb_hwtstamps(skb);
  420. skb_hwts->hwtstamp = ns_to_ktime(ns);
  421. skb_hwts->syststamp.tv64 = 0;
  422. }
  423. /* rth_hash_type and rth_it_hit are non-zero regardless of
  424. * whether rss is enabled. Only the rth_value is zero/non-zero
  425. * if rss is disabled/enabled, so key off of that.
  426. */
  427. if (ext_info.rth_value)
  428. skb->rxhash = ext_info.rth_value;
  429. vxge_rx_complete(ring, skb, ext_info.vlan,
  430. pkt_length, &ext_info);
  431. ring->budget--;
  432. ring->pkts_processed++;
  433. if (!ring->budget)
  434. break;
  435. } while (vxge_hw_ring_rxd_next_completed(ringh, &dtr,
  436. &t_code) == VXGE_HW_OK);
  437. if (first_dtr)
  438. vxge_hw_ring_rxd_post_post_wmb(ringh, first_dtr);
  439. vxge_debug_entryexit(VXGE_TRACE,
  440. "%s:%d Exiting...",
  441. __func__, __LINE__);
  442. return VXGE_HW_OK;
  443. }
  444. /*
  445. * vxge_xmit_compl
  446. *
  447. * If an interrupt was raised to indicate DMA complete of the Tx packet,
  448. * this function is called. It identifies the last TxD whose buffer was
  449. * freed and frees all skbs whose data have already DMA'ed into the NICs
  450. * internal memory.
  451. */
  452. static enum vxge_hw_status
  453. vxge_xmit_compl(struct __vxge_hw_fifo *fifo_hw, void *dtr,
  454. enum vxge_hw_fifo_tcode t_code, void *userdata,
  455. struct sk_buff ***skb_ptr, int nr_skb, int *more)
  456. {
  457. struct vxge_fifo *fifo = (struct vxge_fifo *)userdata;
  458. struct sk_buff *skb, **done_skb = *skb_ptr;
  459. int pkt_cnt = 0;
  460. vxge_debug_entryexit(VXGE_TRACE,
  461. "%s:%d Entered....", __func__, __LINE__);
  462. do {
  463. int frg_cnt;
  464. skb_frag_t *frag;
  465. int i = 0, j;
  466. struct vxge_tx_priv *txd_priv =
  467. vxge_hw_fifo_txdl_private_get(dtr);
  468. skb = txd_priv->skb;
  469. frg_cnt = skb_shinfo(skb)->nr_frags;
  470. frag = &skb_shinfo(skb)->frags[0];
  471. vxge_debug_tx(VXGE_TRACE,
  472. "%s: %s:%d fifo_hw = %p dtr = %p "
  473. "tcode = 0x%x", fifo->ndev->name, __func__,
  474. __LINE__, fifo_hw, dtr, t_code);
  475. /* check skb validity */
  476. vxge_assert(skb);
  477. vxge_debug_tx(VXGE_TRACE,
  478. "%s: %s:%d skb = %p itxd_priv = %p frg_cnt = %d",
  479. fifo->ndev->name, __func__, __LINE__,
  480. skb, txd_priv, frg_cnt);
  481. if (unlikely(t_code)) {
  482. fifo->stats.tx_errors++;
  483. vxge_debug_tx(VXGE_ERR,
  484. "%s: tx: dtr %p completed due to "
  485. "error t_code %01x", fifo->ndev->name,
  486. dtr, t_code);
  487. vxge_hw_fifo_handle_tcode(fifo_hw, dtr, t_code);
  488. }
  489. /* for unfragmented skb */
  490. pci_unmap_single(fifo->pdev, txd_priv->dma_buffers[i++],
  491. skb_headlen(skb), PCI_DMA_TODEVICE);
  492. for (j = 0; j < frg_cnt; j++) {
  493. pci_unmap_page(fifo->pdev,
  494. txd_priv->dma_buffers[i++],
  495. skb_frag_size(frag), PCI_DMA_TODEVICE);
  496. frag += 1;
  497. }
  498. vxge_hw_fifo_txdl_free(fifo_hw, dtr);
  499. /* Updating the statistics block */
  500. u64_stats_update_begin(&fifo->stats.syncp);
  501. fifo->stats.tx_frms++;
  502. fifo->stats.tx_bytes += skb->len;
  503. u64_stats_update_end(&fifo->stats.syncp);
  504. *done_skb++ = skb;
  505. if (--nr_skb <= 0) {
  506. *more = 1;
  507. break;
  508. }
  509. pkt_cnt++;
  510. if (pkt_cnt > fifo->indicate_max_pkts)
  511. break;
  512. } while (vxge_hw_fifo_txdl_next_completed(fifo_hw,
  513. &dtr, &t_code) == VXGE_HW_OK);
  514. *skb_ptr = done_skb;
  515. if (netif_tx_queue_stopped(fifo->txq))
  516. netif_tx_wake_queue(fifo->txq);
  517. vxge_debug_entryexit(VXGE_TRACE,
  518. "%s: %s:%d Exiting...",
  519. fifo->ndev->name, __func__, __LINE__);
  520. return VXGE_HW_OK;
  521. }
  522. /* select a vpath to transmit the packet */
  523. static u32 vxge_get_vpath_no(struct vxgedev *vdev, struct sk_buff *skb)
  524. {
  525. u16 queue_len, counter = 0;
  526. if (skb->protocol == htons(ETH_P_IP)) {
  527. struct iphdr *ip;
  528. struct tcphdr *th;
  529. ip = ip_hdr(skb);
  530. if (!ip_is_fragment(ip)) {
  531. th = (struct tcphdr *)(((unsigned char *)ip) +
  532. ip->ihl*4);
  533. queue_len = vdev->no_of_vpath;
  534. counter = (ntohs(th->source) +
  535. ntohs(th->dest)) &
  536. vdev->vpath_selector[queue_len - 1];
  537. if (counter >= queue_len)
  538. counter = queue_len - 1;
  539. }
  540. }
  541. return counter;
  542. }
  543. static enum vxge_hw_status vxge_search_mac_addr_in_list(
  544. struct vxge_vpath *vpath, u64 del_mac)
  545. {
  546. struct list_head *entry, *next;
  547. list_for_each_safe(entry, next, &vpath->mac_addr_list) {
  548. if (((struct vxge_mac_addrs *)entry)->macaddr == del_mac)
  549. return TRUE;
  550. }
  551. return FALSE;
  552. }
  553. static int vxge_mac_list_add(struct vxge_vpath *vpath, struct macInfo *mac)
  554. {
  555. struct vxge_mac_addrs *new_mac_entry;
  556. u8 *mac_address = NULL;
  557. if (vpath->mac_addr_cnt >= VXGE_MAX_LEARN_MAC_ADDR_CNT)
  558. return TRUE;
  559. new_mac_entry = kzalloc(sizeof(struct vxge_mac_addrs), GFP_ATOMIC);
  560. if (!new_mac_entry) {
  561. vxge_debug_mem(VXGE_ERR,
  562. "%s: memory allocation failed",
  563. VXGE_DRIVER_NAME);
  564. return FALSE;
  565. }
  566. list_add(&new_mac_entry->item, &vpath->mac_addr_list);
  567. /* Copy the new mac address to the list */
  568. mac_address = (u8 *)&new_mac_entry->macaddr;
  569. memcpy(mac_address, mac->macaddr, ETH_ALEN);
  570. new_mac_entry->state = mac->state;
  571. vpath->mac_addr_cnt++;
  572. if (is_multicast_ether_addr(mac->macaddr))
  573. vpath->mcast_addr_cnt++;
  574. return TRUE;
  575. }
  576. /* Add a mac address to DA table */
  577. static enum vxge_hw_status
  578. vxge_add_mac_addr(struct vxgedev *vdev, struct macInfo *mac)
  579. {
  580. enum vxge_hw_status status = VXGE_HW_OK;
  581. struct vxge_vpath *vpath;
  582. enum vxge_hw_vpath_mac_addr_add_mode duplicate_mode;
  583. if (is_multicast_ether_addr(mac->macaddr))
  584. duplicate_mode = VXGE_HW_VPATH_MAC_ADDR_ADD_DUPLICATE;
  585. else
  586. duplicate_mode = VXGE_HW_VPATH_MAC_ADDR_REPLACE_DUPLICATE;
  587. vpath = &vdev->vpaths[mac->vpath_no];
  588. status = vxge_hw_vpath_mac_addr_add(vpath->handle, mac->macaddr,
  589. mac->macmask, duplicate_mode);
  590. if (status != VXGE_HW_OK) {
  591. vxge_debug_init(VXGE_ERR,
  592. "DA config add entry failed for vpath:%d",
  593. vpath->device_id);
  594. } else
  595. if (FALSE == vxge_mac_list_add(vpath, mac))
  596. status = -EPERM;
  597. return status;
  598. }
  599. static int vxge_learn_mac(struct vxgedev *vdev, u8 *mac_header)
  600. {
  601. struct macInfo mac_info;
  602. u8 *mac_address = NULL;
  603. u64 mac_addr = 0, vpath_vector = 0;
  604. int vpath_idx = 0;
  605. enum vxge_hw_status status = VXGE_HW_OK;
  606. struct vxge_vpath *vpath = NULL;
  607. struct __vxge_hw_device *hldev;
  608. hldev = pci_get_drvdata(vdev->pdev);
  609. mac_address = (u8 *)&mac_addr;
  610. memcpy(mac_address, mac_header, ETH_ALEN);
  611. /* Is this mac address already in the list? */
  612. for (vpath_idx = 0; vpath_idx < vdev->no_of_vpath; vpath_idx++) {
  613. vpath = &vdev->vpaths[vpath_idx];
  614. if (vxge_search_mac_addr_in_list(vpath, mac_addr))
  615. return vpath_idx;
  616. }
  617. memset(&mac_info, 0, sizeof(struct macInfo));
  618. memcpy(mac_info.macaddr, mac_header, ETH_ALEN);
  619. /* Any vpath has room to add mac address to its da table? */
  620. for (vpath_idx = 0; vpath_idx < vdev->no_of_vpath; vpath_idx++) {
  621. vpath = &vdev->vpaths[vpath_idx];
  622. if (vpath->mac_addr_cnt < vpath->max_mac_addr_cnt) {
  623. /* Add this mac address to this vpath */
  624. mac_info.vpath_no = vpath_idx;
  625. mac_info.state = VXGE_LL_MAC_ADDR_IN_DA_TABLE;
  626. status = vxge_add_mac_addr(vdev, &mac_info);
  627. if (status != VXGE_HW_OK)
  628. return -EPERM;
  629. return vpath_idx;
  630. }
  631. }
  632. mac_info.state = VXGE_LL_MAC_ADDR_IN_LIST;
  633. vpath_idx = 0;
  634. mac_info.vpath_no = vpath_idx;
  635. /* Is the first vpath already selected as catch-basin ? */
  636. vpath = &vdev->vpaths[vpath_idx];
  637. if (vpath->mac_addr_cnt > vpath->max_mac_addr_cnt) {
  638. /* Add this mac address to this vpath */
  639. if (FALSE == vxge_mac_list_add(vpath, &mac_info))
  640. return -EPERM;
  641. return vpath_idx;
  642. }
  643. /* Select first vpath as catch-basin */
  644. vpath_vector = vxge_mBIT(vpath->device_id);
  645. status = vxge_hw_mgmt_reg_write(vpath->vdev->devh,
  646. vxge_hw_mgmt_reg_type_mrpcim,
  647. 0,
  648. (ulong)offsetof(
  649. struct vxge_hw_mrpcim_reg,
  650. rts_mgr_cbasin_cfg),
  651. vpath_vector);
  652. if (status != VXGE_HW_OK) {
  653. vxge_debug_tx(VXGE_ERR,
  654. "%s: Unable to set the vpath-%d in catch-basin mode",
  655. VXGE_DRIVER_NAME, vpath->device_id);
  656. return -EPERM;
  657. }
  658. if (FALSE == vxge_mac_list_add(vpath, &mac_info))
  659. return -EPERM;
  660. return vpath_idx;
  661. }
  662. /**
  663. * vxge_xmit
  664. * @skb : the socket buffer containing the Tx data.
  665. * @dev : device pointer.
  666. *
  667. * This function is the Tx entry point of the driver. Neterion NIC supports
  668. * certain protocol assist features on Tx side, namely CSO, S/G, LSO.
  669. */
  670. static netdev_tx_t
  671. vxge_xmit(struct sk_buff *skb, struct net_device *dev)
  672. {
  673. struct vxge_fifo *fifo = NULL;
  674. void *dtr_priv;
  675. void *dtr = NULL;
  676. struct vxgedev *vdev = NULL;
  677. enum vxge_hw_status status;
  678. int frg_cnt, first_frg_len;
  679. skb_frag_t *frag;
  680. int i = 0, j = 0, avail;
  681. u64 dma_pointer;
  682. struct vxge_tx_priv *txdl_priv = NULL;
  683. struct __vxge_hw_fifo *fifo_hw;
  684. int offload_type;
  685. int vpath_no = 0;
  686. vxge_debug_entryexit(VXGE_TRACE, "%s: %s:%d",
  687. dev->name, __func__, __LINE__);
  688. /* A buffer with no data will be dropped */
  689. if (unlikely(skb->len <= 0)) {
  690. vxge_debug_tx(VXGE_ERR,
  691. "%s: Buffer has no data..", dev->name);
  692. dev_kfree_skb(skb);
  693. return NETDEV_TX_OK;
  694. }
  695. vdev = netdev_priv(dev);
  696. if (unlikely(!is_vxge_card_up(vdev))) {
  697. vxge_debug_tx(VXGE_ERR,
  698. "%s: vdev not initialized", dev->name);
  699. dev_kfree_skb(skb);
  700. return NETDEV_TX_OK;
  701. }
  702. if (vdev->config.addr_learn_en) {
  703. vpath_no = vxge_learn_mac(vdev, skb->data + ETH_ALEN);
  704. if (vpath_no == -EPERM) {
  705. vxge_debug_tx(VXGE_ERR,
  706. "%s: Failed to store the mac address",
  707. dev->name);
  708. dev_kfree_skb(skb);
  709. return NETDEV_TX_OK;
  710. }
  711. }
  712. if (vdev->config.tx_steering_type == TX_MULTIQ_STEERING)
  713. vpath_no = skb_get_queue_mapping(skb);
  714. else if (vdev->config.tx_steering_type == TX_PORT_STEERING)
  715. vpath_no = vxge_get_vpath_no(vdev, skb);
  716. vxge_debug_tx(VXGE_TRACE, "%s: vpath_no= %d", dev->name, vpath_no);
  717. if (vpath_no >= vdev->no_of_vpath)
  718. vpath_no = 0;
  719. fifo = &vdev->vpaths[vpath_no].fifo;
  720. fifo_hw = fifo->handle;
  721. if (netif_tx_queue_stopped(fifo->txq))
  722. return NETDEV_TX_BUSY;
  723. avail = vxge_hw_fifo_free_txdl_count_get(fifo_hw);
  724. if (avail == 0) {
  725. vxge_debug_tx(VXGE_ERR,
  726. "%s: No free TXDs available", dev->name);
  727. fifo->stats.txd_not_free++;
  728. goto _exit0;
  729. }
  730. /* Last TXD? Stop tx queue to avoid dropping packets. TX
  731. * completion will resume the queue.
  732. */
  733. if (avail == 1)
  734. netif_tx_stop_queue(fifo->txq);
  735. status = vxge_hw_fifo_txdl_reserve(fifo_hw, &dtr, &dtr_priv);
  736. if (unlikely(status != VXGE_HW_OK)) {
  737. vxge_debug_tx(VXGE_ERR,
  738. "%s: Out of descriptors .", dev->name);
  739. fifo->stats.txd_out_of_desc++;
  740. goto _exit0;
  741. }
  742. vxge_debug_tx(VXGE_TRACE,
  743. "%s: %s:%d fifo_hw = %p dtr = %p dtr_priv = %p",
  744. dev->name, __func__, __LINE__,
  745. fifo_hw, dtr, dtr_priv);
  746. if (vlan_tx_tag_present(skb)) {
  747. u16 vlan_tag = vlan_tx_tag_get(skb);
  748. vxge_hw_fifo_txdl_vlan_set(dtr, vlan_tag);
  749. }
  750. first_frg_len = skb_headlen(skb);
  751. dma_pointer = pci_map_single(fifo->pdev, skb->data, first_frg_len,
  752. PCI_DMA_TODEVICE);
  753. if (unlikely(pci_dma_mapping_error(fifo->pdev, dma_pointer))) {
  754. vxge_hw_fifo_txdl_free(fifo_hw, dtr);
  755. fifo->stats.pci_map_fail++;
  756. goto _exit0;
  757. }
  758. txdl_priv = vxge_hw_fifo_txdl_private_get(dtr);
  759. txdl_priv->skb = skb;
  760. txdl_priv->dma_buffers[j] = dma_pointer;
  761. frg_cnt = skb_shinfo(skb)->nr_frags;
  762. vxge_debug_tx(VXGE_TRACE,
  763. "%s: %s:%d skb = %p txdl_priv = %p "
  764. "frag_cnt = %d dma_pointer = 0x%llx", dev->name,
  765. __func__, __LINE__, skb, txdl_priv,
  766. frg_cnt, (unsigned long long)dma_pointer);
  767. vxge_hw_fifo_txdl_buffer_set(fifo_hw, dtr, j++, dma_pointer,
  768. first_frg_len);
  769. frag = &skb_shinfo(skb)->frags[0];
  770. for (i = 0; i < frg_cnt; i++) {
  771. /* ignore 0 length fragment */
  772. if (!skb_frag_size(frag))
  773. continue;
  774. dma_pointer = (u64)skb_frag_dma_map(&fifo->pdev->dev, frag,
  775. 0, skb_frag_size(frag),
  776. DMA_TO_DEVICE);
  777. if (unlikely(dma_mapping_error(&fifo->pdev->dev, dma_pointer)))
  778. goto _exit2;
  779. vxge_debug_tx(VXGE_TRACE,
  780. "%s: %s:%d frag = %d dma_pointer = 0x%llx",
  781. dev->name, __func__, __LINE__, i,
  782. (unsigned long long)dma_pointer);
  783. txdl_priv->dma_buffers[j] = dma_pointer;
  784. vxge_hw_fifo_txdl_buffer_set(fifo_hw, dtr, j++, dma_pointer,
  785. skb_frag_size(frag));
  786. frag += 1;
  787. }
  788. offload_type = vxge_offload_type(skb);
  789. if (offload_type & (SKB_GSO_TCPV4 | SKB_GSO_TCPV6)) {
  790. int mss = vxge_tcp_mss(skb);
  791. if (mss) {
  792. vxge_debug_tx(VXGE_TRACE, "%s: %s:%d mss = %d",
  793. dev->name, __func__, __LINE__, mss);
  794. vxge_hw_fifo_txdl_mss_set(dtr, mss);
  795. } else {
  796. vxge_assert(skb->len <=
  797. dev->mtu + VXGE_HW_MAC_HEADER_MAX_SIZE);
  798. vxge_assert(0);
  799. goto _exit1;
  800. }
  801. }
  802. if (skb->ip_summed == CHECKSUM_PARTIAL)
  803. vxge_hw_fifo_txdl_cksum_set_bits(dtr,
  804. VXGE_HW_FIFO_TXD_TX_CKO_IPV4_EN |
  805. VXGE_HW_FIFO_TXD_TX_CKO_TCP_EN |
  806. VXGE_HW_FIFO_TXD_TX_CKO_UDP_EN);
  807. vxge_hw_fifo_txdl_post(fifo_hw, dtr);
  808. vxge_debug_entryexit(VXGE_TRACE, "%s: %s:%d Exiting...",
  809. dev->name, __func__, __LINE__);
  810. return NETDEV_TX_OK;
  811. _exit2:
  812. vxge_debug_tx(VXGE_TRACE, "%s: pci_map_page failed", dev->name);
  813. _exit1:
  814. j = 0;
  815. frag = &skb_shinfo(skb)->frags[0];
  816. pci_unmap_single(fifo->pdev, txdl_priv->dma_buffers[j++],
  817. skb_headlen(skb), PCI_DMA_TODEVICE);
  818. for (; j < i; j++) {
  819. pci_unmap_page(fifo->pdev, txdl_priv->dma_buffers[j],
  820. skb_frag_size(frag), PCI_DMA_TODEVICE);
  821. frag += 1;
  822. }
  823. vxge_hw_fifo_txdl_free(fifo_hw, dtr);
  824. _exit0:
  825. netif_tx_stop_queue(fifo->txq);
  826. dev_kfree_skb(skb);
  827. return NETDEV_TX_OK;
  828. }
  829. /*
  830. * vxge_rx_term
  831. *
  832. * Function will be called by hw function to abort all outstanding receive
  833. * descriptors.
  834. */
  835. static void
  836. vxge_rx_term(void *dtrh, enum vxge_hw_rxd_state state, void *userdata)
  837. {
  838. struct vxge_ring *ring = (struct vxge_ring *)userdata;
  839. struct vxge_rx_priv *rx_priv =
  840. vxge_hw_ring_rxd_private_get(dtrh);
  841. vxge_debug_entryexit(VXGE_TRACE, "%s: %s:%d",
  842. ring->ndev->name, __func__, __LINE__);
  843. if (state != VXGE_HW_RXD_STATE_POSTED)
  844. return;
  845. pci_unmap_single(ring->pdev, rx_priv->data_dma,
  846. rx_priv->data_size, PCI_DMA_FROMDEVICE);
  847. dev_kfree_skb(rx_priv->skb);
  848. rx_priv->skb_data = NULL;
  849. vxge_debug_entryexit(VXGE_TRACE,
  850. "%s: %s:%d Exiting...",
  851. ring->ndev->name, __func__, __LINE__);
  852. }
  853. /*
  854. * vxge_tx_term
  855. *
  856. * Function will be called to abort all outstanding tx descriptors
  857. */
  858. static void
  859. vxge_tx_term(void *dtrh, enum vxge_hw_txdl_state state, void *userdata)
  860. {
  861. struct vxge_fifo *fifo = (struct vxge_fifo *)userdata;
  862. skb_frag_t *frag;
  863. int i = 0, j, frg_cnt;
  864. struct vxge_tx_priv *txd_priv = vxge_hw_fifo_txdl_private_get(dtrh);
  865. struct sk_buff *skb = txd_priv->skb;
  866. vxge_debug_entryexit(VXGE_TRACE, "%s:%d", __func__, __LINE__);
  867. if (state != VXGE_HW_TXDL_STATE_POSTED)
  868. return;
  869. /* check skb validity */
  870. vxge_assert(skb);
  871. frg_cnt = skb_shinfo(skb)->nr_frags;
  872. frag = &skb_shinfo(skb)->frags[0];
  873. /* for unfragmented skb */
  874. pci_unmap_single(fifo->pdev, txd_priv->dma_buffers[i++],
  875. skb_headlen(skb), PCI_DMA_TODEVICE);
  876. for (j = 0; j < frg_cnt; j++) {
  877. pci_unmap_page(fifo->pdev, txd_priv->dma_buffers[i++],
  878. skb_frag_size(frag), PCI_DMA_TODEVICE);
  879. frag += 1;
  880. }
  881. dev_kfree_skb(skb);
  882. vxge_debug_entryexit(VXGE_TRACE,
  883. "%s:%d Exiting...", __func__, __LINE__);
  884. }
  885. static int vxge_mac_list_del(struct vxge_vpath *vpath, struct macInfo *mac)
  886. {
  887. struct list_head *entry, *next;
  888. u64 del_mac = 0;
  889. u8 *mac_address = (u8 *) (&del_mac);
  890. /* Copy the mac address to delete from the list */
  891. memcpy(mac_address, mac->macaddr, ETH_ALEN);
  892. list_for_each_safe(entry, next, &vpath->mac_addr_list) {
  893. if (((struct vxge_mac_addrs *)entry)->macaddr == del_mac) {
  894. list_del(entry);
  895. kfree((struct vxge_mac_addrs *)entry);
  896. vpath->mac_addr_cnt--;
  897. if (is_multicast_ether_addr(mac->macaddr))
  898. vpath->mcast_addr_cnt--;
  899. return TRUE;
  900. }
  901. }
  902. return FALSE;
  903. }
  904. /* delete a mac address from DA table */
  905. static enum vxge_hw_status
  906. vxge_del_mac_addr(struct vxgedev *vdev, struct macInfo *mac)
  907. {
  908. enum vxge_hw_status status = VXGE_HW_OK;
  909. struct vxge_vpath *vpath;
  910. vpath = &vdev->vpaths[mac->vpath_no];
  911. status = vxge_hw_vpath_mac_addr_delete(vpath->handle, mac->macaddr,
  912. mac->macmask);
  913. if (status != VXGE_HW_OK) {
  914. vxge_debug_init(VXGE_ERR,
  915. "DA config delete entry failed for vpath:%d",
  916. vpath->device_id);
  917. } else
  918. vxge_mac_list_del(vpath, mac);
  919. return status;
  920. }
  921. /**
  922. * vxge_set_multicast
  923. * @dev: pointer to the device structure
  924. *
  925. * Entry point for multicast address enable/disable
  926. * This function is a driver entry point which gets called by the kernel
  927. * whenever multicast addresses must be enabled/disabled. This also gets
  928. * called to set/reset promiscuous mode. Depending on the deivce flag, we
  929. * determine, if multicast address must be enabled or if promiscuous mode
  930. * is to be disabled etc.
  931. */
  932. static void vxge_set_multicast(struct net_device *dev)
  933. {
  934. struct netdev_hw_addr *ha;
  935. struct vxgedev *vdev;
  936. int i, mcast_cnt = 0;
  937. struct __vxge_hw_device *hldev;
  938. struct vxge_vpath *vpath;
  939. enum vxge_hw_status status = VXGE_HW_OK;
  940. struct macInfo mac_info;
  941. int vpath_idx = 0;
  942. struct vxge_mac_addrs *mac_entry;
  943. struct list_head *list_head;
  944. struct list_head *entry, *next;
  945. u8 *mac_address = NULL;
  946. vxge_debug_entryexit(VXGE_TRACE,
  947. "%s:%d", __func__, __LINE__);
  948. vdev = netdev_priv(dev);
  949. hldev = vdev->devh;
  950. if (unlikely(!is_vxge_card_up(vdev)))
  951. return;
  952. if ((dev->flags & IFF_ALLMULTI) && (!vdev->all_multi_flg)) {
  953. for (i = 0; i < vdev->no_of_vpath; i++) {
  954. vpath = &vdev->vpaths[i];
  955. vxge_assert(vpath->is_open);
  956. status = vxge_hw_vpath_mcast_enable(vpath->handle);
  957. if (status != VXGE_HW_OK)
  958. vxge_debug_init(VXGE_ERR, "failed to enable "
  959. "multicast, status %d", status);
  960. vdev->all_multi_flg = 1;
  961. }
  962. } else if (!(dev->flags & IFF_ALLMULTI) && (vdev->all_multi_flg)) {
  963. for (i = 0; i < vdev->no_of_vpath; i++) {
  964. vpath = &vdev->vpaths[i];
  965. vxge_assert(vpath->is_open);
  966. status = vxge_hw_vpath_mcast_disable(vpath->handle);
  967. if (status != VXGE_HW_OK)
  968. vxge_debug_init(VXGE_ERR, "failed to disable "
  969. "multicast, status %d", status);
  970. vdev->all_multi_flg = 0;
  971. }
  972. }
  973. if (!vdev->config.addr_learn_en) {
  974. for (i = 0; i < vdev->no_of_vpath; i++) {
  975. vpath = &vdev->vpaths[i];
  976. vxge_assert(vpath->is_open);
  977. if (dev->flags & IFF_PROMISC)
  978. status = vxge_hw_vpath_promisc_enable(
  979. vpath->handle);
  980. else
  981. status = vxge_hw_vpath_promisc_disable(
  982. vpath->handle);
  983. if (status != VXGE_HW_OK)
  984. vxge_debug_init(VXGE_ERR, "failed to %s promisc"
  985. ", status %d", dev->flags&IFF_PROMISC ?
  986. "enable" : "disable", status);
  987. }
  988. }
  989. memset(&mac_info, 0, sizeof(struct macInfo));
  990. /* Update individual M_CAST address list */
  991. if ((!vdev->all_multi_flg) && netdev_mc_count(dev)) {
  992. mcast_cnt = vdev->vpaths[0].mcast_addr_cnt;
  993. list_head = &vdev->vpaths[0].mac_addr_list;
  994. if ((netdev_mc_count(dev) +
  995. (vdev->vpaths[0].mac_addr_cnt - mcast_cnt)) >
  996. vdev->vpaths[0].max_mac_addr_cnt)
  997. goto _set_all_mcast;
  998. /* Delete previous MC's */
  999. for (i = 0; i < mcast_cnt; i++) {
  1000. list_for_each_safe(entry, next, list_head) {
  1001. mac_entry = (struct vxge_mac_addrs *)entry;
  1002. /* Copy the mac address to delete */
  1003. mac_address = (u8 *)&mac_entry->macaddr;
  1004. memcpy(mac_info.macaddr, mac_address, ETH_ALEN);
  1005. if (is_multicast_ether_addr(mac_info.macaddr)) {
  1006. for (vpath_idx = 0; vpath_idx <
  1007. vdev->no_of_vpath;
  1008. vpath_idx++) {
  1009. mac_info.vpath_no = vpath_idx;
  1010. status = vxge_del_mac_addr(
  1011. vdev,
  1012. &mac_info);
  1013. }
  1014. }
  1015. }
  1016. }
  1017. /* Add new ones */
  1018. netdev_for_each_mc_addr(ha, dev) {
  1019. memcpy(mac_info.macaddr, ha->addr, ETH_ALEN);
  1020. for (vpath_idx = 0; vpath_idx < vdev->no_of_vpath;
  1021. vpath_idx++) {
  1022. mac_info.vpath_no = vpath_idx;
  1023. mac_info.state = VXGE_LL_MAC_ADDR_IN_DA_TABLE;
  1024. status = vxge_add_mac_addr(vdev, &mac_info);
  1025. if (status != VXGE_HW_OK) {
  1026. vxge_debug_init(VXGE_ERR,
  1027. "%s:%d Setting individual"
  1028. "multicast address failed",
  1029. __func__, __LINE__);
  1030. goto _set_all_mcast;
  1031. }
  1032. }
  1033. }
  1034. return;
  1035. _set_all_mcast:
  1036. mcast_cnt = vdev->vpaths[0].mcast_addr_cnt;
  1037. /* Delete previous MC's */
  1038. for (i = 0; i < mcast_cnt; i++) {
  1039. list_for_each_safe(entry, next, list_head) {
  1040. mac_entry = (struct vxge_mac_addrs *)entry;
  1041. /* Copy the mac address to delete */
  1042. mac_address = (u8 *)&mac_entry->macaddr;
  1043. memcpy(mac_info.macaddr, mac_address, ETH_ALEN);
  1044. if (is_multicast_ether_addr(mac_info.macaddr))
  1045. break;
  1046. }
  1047. for (vpath_idx = 0; vpath_idx < vdev->no_of_vpath;
  1048. vpath_idx++) {
  1049. mac_info.vpath_no = vpath_idx;
  1050. status = vxge_del_mac_addr(vdev, &mac_info);
  1051. }
  1052. }
  1053. /* Enable all multicast */
  1054. for (i = 0; i < vdev->no_of_vpath; i++) {
  1055. vpath = &vdev->vpaths[i];
  1056. vxge_assert(vpath->is_open);
  1057. status = vxge_hw_vpath_mcast_enable(vpath->handle);
  1058. if (status != VXGE_HW_OK) {
  1059. vxge_debug_init(VXGE_ERR,
  1060. "%s:%d Enabling all multicasts failed",
  1061. __func__, __LINE__);
  1062. }
  1063. vdev->all_multi_flg = 1;
  1064. }
  1065. dev->flags |= IFF_ALLMULTI;
  1066. }
  1067. vxge_debug_entryexit(VXGE_TRACE,
  1068. "%s:%d Exiting...", __func__, __LINE__);
  1069. }
  1070. /**
  1071. * vxge_set_mac_addr
  1072. * @dev: pointer to the device structure
  1073. *
  1074. * Update entry "0" (default MAC addr)
  1075. */
  1076. static int vxge_set_mac_addr(struct net_device *dev, void *p)
  1077. {
  1078. struct sockaddr *addr = p;
  1079. struct vxgedev *vdev;
  1080. struct __vxge_hw_device *hldev;
  1081. enum vxge_hw_status status = VXGE_HW_OK;
  1082. struct macInfo mac_info_new, mac_info_old;
  1083. int vpath_idx = 0;
  1084. vxge_debug_entryexit(VXGE_TRACE, "%s:%d", __func__, __LINE__);
  1085. vdev = netdev_priv(dev);
  1086. hldev = vdev->devh;
  1087. if (!is_valid_ether_addr(addr->sa_data))
  1088. return -EINVAL;
  1089. memset(&mac_info_new, 0, sizeof(struct macInfo));
  1090. memset(&mac_info_old, 0, sizeof(struct macInfo));
  1091. vxge_debug_entryexit(VXGE_TRACE, "%s:%d Exiting...",
  1092. __func__, __LINE__);
  1093. /* Get the old address */
  1094. memcpy(mac_info_old.macaddr, dev->dev_addr, dev->addr_len);
  1095. /* Copy the new address */
  1096. memcpy(mac_info_new.macaddr, addr->sa_data, dev->addr_len);
  1097. /* First delete the old mac address from all the vpaths
  1098. as we can't specify the index while adding new mac address */
  1099. for (vpath_idx = 0; vpath_idx < vdev->no_of_vpath; vpath_idx++) {
  1100. struct vxge_vpath *vpath = &vdev->vpaths[vpath_idx];
  1101. if (!vpath->is_open) {
  1102. /* This can happen when this interface is added/removed
  1103. to the bonding interface. Delete this station address
  1104. from the linked list */
  1105. vxge_mac_list_del(vpath, &mac_info_old);
  1106. /* Add this new address to the linked list
  1107. for later restoring */
  1108. vxge_mac_list_add(vpath, &mac_info_new);
  1109. continue;
  1110. }
  1111. /* Delete the station address */
  1112. mac_info_old.vpath_no = vpath_idx;
  1113. status = vxge_del_mac_addr(vdev, &mac_info_old);
  1114. }
  1115. if (unlikely(!is_vxge_card_up(vdev))) {
  1116. memcpy(dev->dev_addr, addr->sa_data, dev->addr_len);
  1117. return VXGE_HW_OK;
  1118. }
  1119. /* Set this mac address to all the vpaths */
  1120. for (vpath_idx = 0; vpath_idx < vdev->no_of_vpath; vpath_idx++) {
  1121. mac_info_new.vpath_no = vpath_idx;
  1122. mac_info_new.state = VXGE_LL_MAC_ADDR_IN_DA_TABLE;
  1123. status = vxge_add_mac_addr(vdev, &mac_info_new);
  1124. if (status != VXGE_HW_OK)
  1125. return -EINVAL;
  1126. }
  1127. memcpy(dev->dev_addr, addr->sa_data, dev->addr_len);
  1128. return status;
  1129. }
  1130. /*
  1131. * vxge_vpath_intr_enable
  1132. * @vdev: pointer to vdev
  1133. * @vp_id: vpath for which to enable the interrupts
  1134. *
  1135. * Enables the interrupts for the vpath
  1136. */
  1137. static void vxge_vpath_intr_enable(struct vxgedev *vdev, int vp_id)
  1138. {
  1139. struct vxge_vpath *vpath = &vdev->vpaths[vp_id];
  1140. int msix_id = 0;
  1141. int tim_msix_id[4] = {0, 1, 0, 0};
  1142. int alarm_msix_id = VXGE_ALARM_MSIX_ID;
  1143. vxge_hw_vpath_intr_enable(vpath->handle);
  1144. if (vdev->config.intr_type == INTA)
  1145. vxge_hw_vpath_inta_unmask_tx_rx(vpath->handle);
  1146. else {
  1147. vxge_hw_vpath_msix_set(vpath->handle, tim_msix_id,
  1148. alarm_msix_id);
  1149. msix_id = vpath->device_id * VXGE_HW_VPATH_MSIX_ACTIVE;
  1150. vxge_hw_vpath_msix_unmask(vpath->handle, msix_id);
  1151. vxge_hw_vpath_msix_unmask(vpath->handle, msix_id + 1);
  1152. /* enable the alarm vector */
  1153. msix_id = (vpath->handle->vpath->hldev->first_vp_id *
  1154. VXGE_HW_VPATH_MSIX_ACTIVE) + alarm_msix_id;
  1155. vxge_hw_vpath_msix_unmask(vpath->handle, msix_id);
  1156. }
  1157. }
  1158. /*
  1159. * vxge_vpath_intr_disable
  1160. * @vdev: pointer to vdev
  1161. * @vp_id: vpath for which to disable the interrupts
  1162. *
  1163. * Disables the interrupts for the vpath
  1164. */
  1165. static void vxge_vpath_intr_disable(struct vxgedev *vdev, int vp_id)
  1166. {
  1167. struct vxge_vpath *vpath = &vdev->vpaths[vp_id];
  1168. struct __vxge_hw_device *hldev;
  1169. int msix_id;
  1170. hldev = pci_get_drvdata(vdev->pdev);
  1171. vxge_hw_vpath_wait_receive_idle(hldev, vpath->device_id);
  1172. vxge_hw_vpath_intr_disable(vpath->handle);
  1173. if (vdev->config.intr_type == INTA)
  1174. vxge_hw_vpath_inta_mask_tx_rx(vpath->handle);
  1175. else {
  1176. msix_id = vpath->device_id * VXGE_HW_VPATH_MSIX_ACTIVE;
  1177. vxge_hw_vpath_msix_mask(vpath->handle, msix_id);
  1178. vxge_hw_vpath_msix_mask(vpath->handle, msix_id + 1);
  1179. /* disable the alarm vector */
  1180. msix_id = (vpath->handle->vpath->hldev->first_vp_id *
  1181. VXGE_HW_VPATH_MSIX_ACTIVE) + VXGE_ALARM_MSIX_ID;
  1182. vxge_hw_vpath_msix_mask(vpath->handle, msix_id);
  1183. }
  1184. }
  1185. /* list all mac addresses from DA table */
  1186. static enum vxge_hw_status
  1187. vxge_search_mac_addr_in_da_table(struct vxge_vpath *vpath, struct macInfo *mac)
  1188. {
  1189. enum vxge_hw_status status = VXGE_HW_OK;
  1190. unsigned char macmask[ETH_ALEN];
  1191. unsigned char macaddr[ETH_ALEN];
  1192. status = vxge_hw_vpath_mac_addr_get(vpath->handle,
  1193. macaddr, macmask);
  1194. if (status != VXGE_HW_OK) {
  1195. vxge_debug_init(VXGE_ERR,
  1196. "DA config list entry failed for vpath:%d",
  1197. vpath->device_id);
  1198. return status;
  1199. }
  1200. while (memcmp(mac->macaddr, macaddr, ETH_ALEN)) {
  1201. status = vxge_hw_vpath_mac_addr_get_next(vpath->handle,
  1202. macaddr, macmask);
  1203. if (status != VXGE_HW_OK)
  1204. break;
  1205. }
  1206. return status;
  1207. }
  1208. /* Store all mac addresses from the list to the DA table */
  1209. static enum vxge_hw_status vxge_restore_vpath_mac_addr(struct vxge_vpath *vpath)
  1210. {
  1211. enum vxge_hw_status status = VXGE_HW_OK;
  1212. struct macInfo mac_info;
  1213. u8 *mac_address = NULL;
  1214. struct list_head *entry, *next;
  1215. memset(&mac_info, 0, sizeof(struct macInfo));
  1216. if (vpath->is_open) {
  1217. list_for_each_safe(entry, next, &vpath->mac_addr_list) {
  1218. mac_address =
  1219. (u8 *)&
  1220. ((struct vxge_mac_addrs *)entry)->macaddr;
  1221. memcpy(mac_info.macaddr, mac_address, ETH_ALEN);
  1222. ((struct vxge_mac_addrs *)entry)->state =
  1223. VXGE_LL_MAC_ADDR_IN_DA_TABLE;
  1224. /* does this mac address already exist in da table? */
  1225. status = vxge_search_mac_addr_in_da_table(vpath,
  1226. &mac_info);
  1227. if (status != VXGE_HW_OK) {
  1228. /* Add this mac address to the DA table */
  1229. status = vxge_hw_vpath_mac_addr_add(
  1230. vpath->handle, mac_info.macaddr,
  1231. mac_info.macmask,
  1232. VXGE_HW_VPATH_MAC_ADDR_ADD_DUPLICATE);
  1233. if (status != VXGE_HW_OK) {
  1234. vxge_debug_init(VXGE_ERR,
  1235. "DA add entry failed for vpath:%d",
  1236. vpath->device_id);
  1237. ((struct vxge_mac_addrs *)entry)->state
  1238. = VXGE_LL_MAC_ADDR_IN_LIST;
  1239. }
  1240. }
  1241. }
  1242. }
  1243. return status;
  1244. }
  1245. /* Store all vlan ids from the list to the vid table */
  1246. static enum vxge_hw_status
  1247. vxge_restore_vpath_vid_table(struct vxge_vpath *vpath)
  1248. {
  1249. enum vxge_hw_status status = VXGE_HW_OK;
  1250. struct vxgedev *vdev = vpath->vdev;
  1251. u16 vid;
  1252. if (!vpath->is_open)
  1253. return status;
  1254. for_each_set_bit(vid, vdev->active_vlans, VLAN_N_VID)
  1255. status = vxge_hw_vpath_vid_add(vpath->handle, vid);
  1256. return status;
  1257. }
  1258. /*
  1259. * vxge_reset_vpath
  1260. * @vdev: pointer to vdev
  1261. * @vp_id: vpath to reset
  1262. *
  1263. * Resets the vpath
  1264. */
  1265. static int vxge_reset_vpath(struct vxgedev *vdev, int vp_id)
  1266. {
  1267. enum vxge_hw_status status = VXGE_HW_OK;
  1268. struct vxge_vpath *vpath = &vdev->vpaths[vp_id];
  1269. int ret = 0;
  1270. /* check if device is down already */
  1271. if (unlikely(!is_vxge_card_up(vdev)))
  1272. return 0;
  1273. /* is device reset already scheduled */
  1274. if (test_bit(__VXGE_STATE_RESET_CARD, &vdev->state))
  1275. return 0;
  1276. if (vpath->handle) {
  1277. if (vxge_hw_vpath_reset(vpath->handle) == VXGE_HW_OK) {
  1278. if (is_vxge_card_up(vdev) &&
  1279. vxge_hw_vpath_recover_from_reset(vpath->handle)
  1280. != VXGE_HW_OK) {
  1281. vxge_debug_init(VXGE_ERR,
  1282. "vxge_hw_vpath_recover_from_reset"
  1283. "failed for vpath:%d", vp_id);
  1284. return status;
  1285. }
  1286. } else {
  1287. vxge_debug_init(VXGE_ERR,
  1288. "vxge_hw_vpath_reset failed for"
  1289. "vpath:%d", vp_id);
  1290. return status;
  1291. }
  1292. } else
  1293. return VXGE_HW_FAIL;
  1294. vxge_restore_vpath_mac_addr(vpath);
  1295. vxge_restore_vpath_vid_table(vpath);
  1296. /* Enable all broadcast */
  1297. vxge_hw_vpath_bcast_enable(vpath->handle);
  1298. /* Enable all multicast */
  1299. if (vdev->all_multi_flg) {
  1300. status = vxge_hw_vpath_mcast_enable(vpath->handle);
  1301. if (status != VXGE_HW_OK)
  1302. vxge_debug_init(VXGE_ERR,
  1303. "%s:%d Enabling multicast failed",
  1304. __func__, __LINE__);
  1305. }
  1306. /* Enable the interrupts */
  1307. vxge_vpath_intr_enable(vdev, vp_id);
  1308. smp_wmb();
  1309. /* Enable the flow of traffic through the vpath */
  1310. vxge_hw_vpath_enable(vpath->handle);
  1311. smp_wmb();
  1312. vxge_hw_vpath_rx_doorbell_init(vpath->handle);
  1313. vpath->ring.last_status = VXGE_HW_OK;
  1314. /* Vpath reset done */
  1315. clear_bit(vp_id, &vdev->vp_reset);
  1316. /* Start the vpath queue */
  1317. if (netif_tx_queue_stopped(vpath->fifo.txq))
  1318. netif_tx_wake_queue(vpath->fifo.txq);
  1319. return ret;
  1320. }
  1321. /* Configure CI */
  1322. static void vxge_config_ci_for_tti_rti(struct vxgedev *vdev)
  1323. {
  1324. int i = 0;
  1325. /* Enable CI for RTI */
  1326. if (vdev->config.intr_type == MSI_X) {
  1327. for (i = 0; i < vdev->no_of_vpath; i++) {
  1328. struct __vxge_hw_ring *hw_ring;
  1329. hw_ring = vdev->vpaths[i].ring.handle;
  1330. vxge_hw_vpath_dynamic_rti_ci_set(hw_ring);
  1331. }
  1332. }
  1333. /* Enable CI for TTI */
  1334. for (i = 0; i < vdev->no_of_vpath; i++) {
  1335. struct __vxge_hw_fifo *hw_fifo = vdev->vpaths[i].fifo.handle;
  1336. vxge_hw_vpath_tti_ci_set(hw_fifo);
  1337. /*
  1338. * For Inta (with or without napi), Set CI ON for only one
  1339. * vpath. (Have only one free running timer).
  1340. */
  1341. if ((vdev->config.intr_type == INTA) && (i == 0))
  1342. break;
  1343. }
  1344. return;
  1345. }
  1346. static int do_vxge_reset(struct vxgedev *vdev, int event)
  1347. {
  1348. enum vxge_hw_status status;
  1349. int ret = 0, vp_id, i;
  1350. vxge_debug_entryexit(VXGE_TRACE, "%s:%d", __func__, __LINE__);
  1351. if ((event == VXGE_LL_FULL_RESET) || (event == VXGE_LL_START_RESET)) {
  1352. /* check if device is down already */
  1353. if (unlikely(!is_vxge_card_up(vdev)))
  1354. return 0;
  1355. /* is reset already scheduled */
  1356. if (test_and_set_bit(__VXGE_STATE_RESET_CARD, &vdev->state))
  1357. return 0;
  1358. }
  1359. if (event == VXGE_LL_FULL_RESET) {
  1360. netif_carrier_off(vdev->ndev);
  1361. /* wait for all the vpath reset to complete */
  1362. for (vp_id = 0; vp_id < vdev->no_of_vpath; vp_id++) {
  1363. while (test_bit(vp_id, &vdev->vp_reset))
  1364. msleep(50);
  1365. }
  1366. netif_carrier_on(vdev->ndev);
  1367. /* if execution mode is set to debug, don't reset the adapter */
  1368. if (unlikely(vdev->exec_mode)) {
  1369. vxge_debug_init(VXGE_ERR,
  1370. "%s: execution mode is debug, returning..",
  1371. vdev->ndev->name);
  1372. clear_bit(__VXGE_STATE_CARD_UP, &vdev->state);
  1373. netif_tx_stop_all_queues(vdev->ndev);
  1374. return 0;
  1375. }
  1376. }
  1377. if (event == VXGE_LL_FULL_RESET) {
  1378. vxge_hw_device_wait_receive_idle(vdev->devh);
  1379. vxge_hw_device_intr_disable(vdev->devh);
  1380. switch (vdev->cric_err_event) {
  1381. case VXGE_HW_EVENT_UNKNOWN:
  1382. netif_tx_stop_all_queues(vdev->ndev);
  1383. vxge_debug_init(VXGE_ERR,
  1384. "fatal: %s: Disabling device due to"
  1385. "unknown error",
  1386. vdev->ndev->name);
  1387. ret = -EPERM;
  1388. goto out;
  1389. case VXGE_HW_EVENT_RESET_START:
  1390. break;
  1391. case VXGE_HW_EVENT_RESET_COMPLETE:
  1392. case VXGE_HW_EVENT_LINK_DOWN:
  1393. case VXGE_HW_EVENT_LINK_UP:
  1394. case VXGE_HW_EVENT_ALARM_CLEARED:
  1395. case VXGE_HW_EVENT_ECCERR:
  1396. case VXGE_HW_EVENT_MRPCIM_ECCERR:
  1397. ret = -EPERM;
  1398. goto out;
  1399. case VXGE_HW_EVENT_FIFO_ERR:
  1400. case VXGE_HW_EVENT_VPATH_ERR:
  1401. break;
  1402. case VXGE_HW_EVENT_CRITICAL_ERR:
  1403. netif_tx_stop_all_queues(vdev->ndev);
  1404. vxge_debug_init(VXGE_ERR,
  1405. "fatal: %s: Disabling device due to"
  1406. "serious error",
  1407. vdev->ndev->name);
  1408. /* SOP or device reset required */
  1409. /* This event is not currently used */
  1410. ret = -EPERM;
  1411. goto out;
  1412. case VXGE_HW_EVENT_SERR:
  1413. netif_tx_stop_all_queues(vdev->ndev);
  1414. vxge_debug_init(VXGE_ERR,
  1415. "fatal: %s: Disabling device due to"
  1416. "serious error",
  1417. vdev->ndev->name);
  1418. ret = -EPERM;
  1419. goto out;
  1420. case VXGE_HW_EVENT_SRPCIM_SERR:
  1421. case VXGE_HW_EVENT_MRPCIM_SERR:
  1422. ret = -EPERM;
  1423. goto out;
  1424. case VXGE_HW_EVENT_SLOT_FREEZE:
  1425. netif_tx_stop_all_queues(vdev->ndev);
  1426. vxge_debug_init(VXGE_ERR,
  1427. "fatal: %s: Disabling device due to"
  1428. "slot freeze",
  1429. vdev->ndev->name);
  1430. ret = -EPERM;
  1431. goto out;
  1432. default:
  1433. break;
  1434. }
  1435. }
  1436. if ((event == VXGE_LL_FULL_RESET) || (event == VXGE_LL_START_RESET))
  1437. netif_tx_stop_all_queues(vdev->ndev);
  1438. if (event == VXGE_LL_FULL_RESET) {
  1439. status = vxge_reset_all_vpaths(vdev);
  1440. if (status != VXGE_HW_OK) {
  1441. vxge_debug_init(VXGE_ERR,
  1442. "fatal: %s: can not reset vpaths",
  1443. vdev->ndev->name);
  1444. ret = -EPERM;
  1445. goto out;
  1446. }
  1447. }
  1448. if (event == VXGE_LL_COMPL_RESET) {
  1449. for (i = 0; i < vdev->no_of_vpath; i++)
  1450. if (vdev->vpaths[i].handle) {
  1451. if (vxge_hw_vpath_recover_from_reset(
  1452. vdev->vpaths[i].handle)
  1453. != VXGE_HW_OK) {
  1454. vxge_debug_init(VXGE_ERR,
  1455. "vxge_hw_vpath_recover_"
  1456. "from_reset failed for vpath: "
  1457. "%d", i);
  1458. ret = -EPERM;
  1459. goto out;
  1460. }
  1461. } else {
  1462. vxge_debug_init(VXGE_ERR,
  1463. "vxge_hw_vpath_reset failed for "
  1464. "vpath:%d", i);
  1465. ret = -EPERM;
  1466. goto out;
  1467. }
  1468. }
  1469. if ((event == VXGE_LL_FULL_RESET) || (event == VXGE_LL_COMPL_RESET)) {
  1470. /* Reprogram the DA table with populated mac addresses */
  1471. for (vp_id = 0; vp_id < vdev->no_of_vpath; vp_id++) {
  1472. vxge_restore_vpath_mac_addr(&vdev->vpaths[vp_id]);
  1473. vxge_restore_vpath_vid_table(&vdev->vpaths[vp_id]);
  1474. }
  1475. /* enable vpath interrupts */
  1476. for (i = 0; i < vdev->no_of_vpath; i++)
  1477. vxge_vpath_intr_enable(vdev, i);
  1478. vxge_hw_device_intr_enable(vdev->devh);
  1479. smp_wmb();
  1480. /* Indicate card up */
  1481. set_bit(__VXGE_STATE_CARD_UP, &vdev->state);
  1482. /* Get the traffic to flow through the vpaths */
  1483. for (i = 0; i < vdev->no_of_vpath; i++) {
  1484. vxge_hw_vpath_enable(vdev->vpaths[i].handle);
  1485. smp_wmb();
  1486. vxge_hw_vpath_rx_doorbell_init(vdev->vpaths[i].handle);
  1487. }
  1488. netif_tx_wake_all_queues(vdev->ndev);
  1489. }
  1490. /* configure CI */
  1491. vxge_config_ci_for_tti_rti(vdev);
  1492. out:
  1493. vxge_debug_entryexit(VXGE_TRACE,
  1494. "%s:%d Exiting...", __func__, __LINE__);
  1495. /* Indicate reset done */
  1496. if ((event == VXGE_LL_FULL_RESET) || (event == VXGE_LL_COMPL_RESET))
  1497. clear_bit(__VXGE_STATE_RESET_CARD, &vdev->state);
  1498. return ret;
  1499. }
  1500. /*
  1501. * vxge_reset
  1502. * @vdev: pointer to ll device
  1503. *
  1504. * driver may reset the chip on events of serr, eccerr, etc
  1505. */
  1506. static void vxge_reset(struct work_struct *work)
  1507. {
  1508. struct vxgedev *vdev = container_of(work, struct vxgedev, reset_task);
  1509. if (!netif_running(vdev->ndev))
  1510. return;
  1511. do_vxge_reset(vdev, VXGE_LL_FULL_RESET);
  1512. }
  1513. /**
  1514. * vxge_poll - Receive handler when Receive Polling is used.
  1515. * @dev: pointer to the device structure.
  1516. * @budget: Number of packets budgeted to be processed in this iteration.
  1517. *
  1518. * This function comes into picture only if Receive side is being handled
  1519. * through polling (called NAPI in linux). It mostly does what the normal
  1520. * Rx interrupt handler does in terms of descriptor and packet processing
  1521. * but not in an interrupt context. Also it will process a specified number
  1522. * of packets at most in one iteration. This value is passed down by the
  1523. * kernel as the function argument 'budget'.
  1524. */
  1525. static int vxge_poll_msix(struct napi_struct *napi, int budget)
  1526. {
  1527. struct vxge_ring *ring = container_of(napi, struct vxge_ring, napi);
  1528. int pkts_processed;
  1529. int budget_org = budget;
  1530. ring->budget = budget;
  1531. ring->pkts_processed = 0;
  1532. vxge_hw_vpath_poll_rx(ring->handle);
  1533. pkts_processed = ring->pkts_processed;
  1534. if (ring->pkts_processed < budget_org) {
  1535. napi_complete(napi);
  1536. /* Re enable the Rx interrupts for the vpath */
  1537. vxge_hw_channel_msix_unmask(
  1538. (struct __vxge_hw_channel *)ring->handle,
  1539. ring->rx_vector_no);
  1540. mmiowb();
  1541. }
  1542. /* We are copying and returning the local variable, in case if after
  1543. * clearing the msix interrupt above, if the interrupt fires right
  1544. * away which can preempt this NAPI thread */
  1545. return pkts_processed;
  1546. }
  1547. static int vxge_poll_inta(struct napi_struct *napi, int budget)
  1548. {
  1549. struct vxgedev *vdev = container_of(napi, struct vxgedev, napi);
  1550. int pkts_processed = 0;
  1551. int i;
  1552. int budget_org = budget;
  1553. struct vxge_ring *ring;
  1554. struct __vxge_hw_device *hldev = pci_get_drvdata(vdev->pdev);
  1555. for (i = 0; i < vdev->no_of_vpath; i++) {
  1556. ring = &vdev->vpaths[i].ring;
  1557. ring->budget = budget;
  1558. ring->pkts_processed = 0;
  1559. vxge_hw_vpath_poll_rx(ring->handle);
  1560. pkts_processed += ring->pkts_processed;
  1561. budget -= ring->pkts_processed;
  1562. if (budget <= 0)
  1563. break;
  1564. }
  1565. VXGE_COMPLETE_ALL_TX(vdev);
  1566. if (pkts_processed < budget_org) {
  1567. napi_complete(napi);
  1568. /* Re enable the Rx interrupts for the ring */
  1569. vxge_hw_device_unmask_all(hldev);
  1570. vxge_hw_device_flush_io(hldev);
  1571. }
  1572. return pkts_processed;
  1573. }
  1574. #ifdef CONFIG_NET_POLL_CONTROLLER
  1575. /**
  1576. * vxge_netpoll - netpoll event handler entry point
  1577. * @dev : pointer to the device structure.
  1578. * Description:
  1579. * This function will be called by upper layer to check for events on the
  1580. * interface in situations where interrupts are disabled. It is used for
  1581. * specific in-kernel networking tasks, such as remote consoles and kernel
  1582. * debugging over the network (example netdump in RedHat).
  1583. */
  1584. static void vxge_netpoll(struct net_device *dev)
  1585. {
  1586. struct vxgedev *vdev = netdev_priv(dev);
  1587. struct pci_dev *pdev = vdev->pdev;
  1588. struct __vxge_hw_device *hldev = pci_get_drvdata(pdev);
  1589. const int irq = pdev->irq;
  1590. vxge_debug_entryexit(VXGE_TRACE, "%s:%d", __func__, __LINE__);
  1591. if (pci_channel_offline(pdev))
  1592. return;
  1593. disable_irq(irq);
  1594. vxge_hw_device_clear_tx_rx(hldev);
  1595. vxge_hw_device_clear_tx_rx(hldev);
  1596. VXGE_COMPLETE_ALL_RX(vdev);
  1597. VXGE_COMPLETE_ALL_TX(vdev);
  1598. enable_irq(irq);
  1599. vxge_debug_entryexit(VXGE_TRACE,
  1600. "%s:%d Exiting...", __func__, __LINE__);
  1601. }
  1602. #endif
  1603. /* RTH configuration */
  1604. static enum vxge_hw_status vxge_rth_configure(struct vxgedev *vdev)
  1605. {
  1606. enum vxge_hw_status status = VXGE_HW_OK;
  1607. struct vxge_hw_rth_hash_types hash_types;
  1608. u8 itable[256] = {0}; /* indirection table */
  1609. u8 mtable[256] = {0}; /* CPU to vpath mapping */
  1610. int index;
  1611. /*
  1612. * Filling
  1613. * - itable with bucket numbers
  1614. * - mtable with bucket-to-vpath mapping
  1615. */
  1616. for (index = 0; index < (1 << vdev->config.rth_bkt_sz); index++) {
  1617. itable[index] = index;
  1618. mtable[index] = index % vdev->no_of_vpath;
  1619. }
  1620. /* set indirection table, bucket-to-vpath mapping */
  1621. status = vxge_hw_vpath_rts_rth_itable_set(vdev->vp_handles,
  1622. vdev->no_of_vpath,
  1623. mtable, itable,
  1624. vdev->config.rth_bkt_sz);
  1625. if (status != VXGE_HW_OK) {
  1626. vxge_debug_init(VXGE_ERR,
  1627. "RTH indirection table configuration failed "
  1628. "for vpath:%d", vdev->vpaths[0].device_id);
  1629. return status;
  1630. }
  1631. /* Fill RTH hash types */
  1632. hash_types.hash_type_tcpipv4_en = vdev->config.rth_hash_type_tcpipv4;
  1633. hash_types.hash_type_ipv4_en = vdev->config.rth_hash_type_ipv4;
  1634. hash_types.hash_type_tcpipv6_en = vdev->config.rth_hash_type_tcpipv6;
  1635. hash_types.hash_type_ipv6_en = vdev->config.rth_hash_type_ipv6;
  1636. hash_types.hash_type_tcpipv6ex_en =
  1637. vdev->config.rth_hash_type_tcpipv6ex;
  1638. hash_types.hash_type_ipv6ex_en = vdev->config.rth_hash_type_ipv6ex;
  1639. /*
  1640. * Because the itable_set() method uses the active_table field
  1641. * for the target virtual path the RTH config should be updated
  1642. * for all VPATHs. The h/w only uses the lowest numbered VPATH
  1643. * when steering frames.
  1644. */
  1645. for (index = 0; index < vdev->no_of_vpath; index++) {
  1646. status = vxge_hw_vpath_rts_rth_set(
  1647. vdev->vpaths[index].handle,
  1648. vdev->config.rth_algorithm,
  1649. &hash_types,
  1650. vdev->config.rth_bkt_sz);
  1651. if (status != VXGE_HW_OK) {
  1652. vxge_debug_init(VXGE_ERR,
  1653. "RTH configuration failed for vpath:%d",
  1654. vdev->vpaths[index].device_id);
  1655. return status;
  1656. }
  1657. }
  1658. return status;
  1659. }
  1660. /* reset vpaths */
  1661. enum vxge_hw_status vxge_reset_all_vpaths(struct vxgedev *vdev)
  1662. {
  1663. enum vxge_hw_status status = VXGE_HW_OK;
  1664. struct vxge_vpath *vpath;
  1665. int i;
  1666. for (i = 0; i < vdev->no_of_vpath; i++) {
  1667. vpath = &vdev->vpaths[i];
  1668. if (vpath->handle) {
  1669. if (vxge_hw_vpath_reset(vpath->handle) == VXGE_HW_OK) {
  1670. if (is_vxge_card_up(vdev) &&
  1671. vxge_hw_vpath_recover_from_reset(
  1672. vpath->handle) != VXGE_HW_OK) {
  1673. vxge_debug_init(VXGE_ERR,
  1674. "vxge_hw_vpath_recover_"
  1675. "from_reset failed for vpath: "
  1676. "%d", i);
  1677. return status;
  1678. }
  1679. } else {
  1680. vxge_debug_init(VXGE_ERR,
  1681. "vxge_hw_vpath_reset failed for "
  1682. "vpath:%d", i);
  1683. return status;
  1684. }
  1685. }
  1686. }
  1687. return status;
  1688. }
  1689. /* close vpaths */
  1690. static void vxge_close_vpaths(struct vxgedev *vdev, int index)
  1691. {
  1692. struct vxge_vpath *vpath;
  1693. int i;
  1694. for (i = index; i < vdev->no_of_vpath; i++) {
  1695. vpath = &vdev->vpaths[i];
  1696. if (vpath->handle && vpath->is_open) {
  1697. vxge_hw_vpath_close(vpath->handle);
  1698. vdev->stats.vpaths_open--;
  1699. }
  1700. vpath->is_open = 0;
  1701. vpath->handle = NULL;
  1702. }
  1703. }
  1704. /* open vpaths */
  1705. static int vxge_open_vpaths(struct vxgedev *vdev)
  1706. {
  1707. struct vxge_hw_vpath_attr attr;
  1708. enum vxge_hw_status status;
  1709. struct vxge_vpath *vpath;
  1710. u32 vp_id = 0;
  1711. int i;
  1712. for (i = 0; i < vdev->no_of_vpath; i++) {
  1713. vpath = &vdev->vpaths[i];
  1714. vxge_assert(vpath->is_configured);
  1715. if (!vdev->titan1) {
  1716. struct vxge_hw_vp_config *vcfg;
  1717. vcfg = &vdev->devh->config.vp_config[vpath->device_id];
  1718. vcfg->rti.urange_a = RTI_T1A_RX_URANGE_A;
  1719. vcfg->rti.urange_b = RTI_T1A_RX_URANGE_B;
  1720. vcfg->rti.urange_c = RTI_T1A_RX_URANGE_C;
  1721. vcfg->tti.uec_a = TTI_T1A_TX_UFC_A;
  1722. vcfg->tti.uec_b = TTI_T1A_TX_UFC_B;
  1723. vcfg->tti.uec_c = TTI_T1A_TX_UFC_C(vdev->mtu);
  1724. vcfg->tti.uec_d = TTI_T1A_TX_UFC_D(vdev->mtu);
  1725. vcfg->tti.ltimer_val = VXGE_T1A_TTI_LTIMER_VAL;
  1726. vcfg->tti.rtimer_val = VXGE_T1A_TTI_RTIMER_VAL;
  1727. }
  1728. attr.vp_id = vpath->device_id;
  1729. attr.fifo_attr.callback = vxge_xmit_compl;
  1730. attr.fifo_attr.txdl_term = vxge_tx_term;
  1731. attr.fifo_attr.per_txdl_space = sizeof(struct vxge_tx_priv);
  1732. attr.fifo_attr.userdata = &vpath->fifo;
  1733. attr.ring_attr.callback = vxge_rx_1b_compl;
  1734. attr.ring_attr.rxd_init = vxge_rx_initial_replenish;
  1735. attr.ring_attr.rxd_term = vxge_rx_term;
  1736. attr.ring_attr.per_rxd_space = sizeof(struct vxge_rx_priv);
  1737. attr.ring_attr.userdata = &vpath->ring;
  1738. vpath->ring.ndev = vdev->ndev;
  1739. vpath->ring.pdev = vdev->pdev;
  1740. status = vxge_hw_vpath_open(vdev->devh, &attr, &vpath->handle);
  1741. if (status == VXGE_HW_OK) {
  1742. vpath->fifo.handle =
  1743. (struct __vxge_hw_fifo *)attr.fifo_attr.userdata;
  1744. vpath->ring.handle =
  1745. (struct __vxge_hw_ring *)attr.ring_attr.userdata;
  1746. vpath->fifo.tx_steering_type =
  1747. vdev->config.tx_steering_type;
  1748. vpath->fifo.ndev = vdev->ndev;
  1749. vpath->fifo.pdev = vdev->pdev;
  1750. u64_stats_init(&vpath->fifo.stats.syncp);
  1751. u64_stats_init(&vpath->ring.stats.syncp);
  1752. if (vdev->config.tx_steering_type)
  1753. vpath->fifo.txq =
  1754. netdev_get_tx_queue(vdev->ndev, i);
  1755. else
  1756. vpath->fifo.txq =
  1757. netdev_get_tx_queue(vdev->ndev, 0);
  1758. vpath->fifo.indicate_max_pkts =
  1759. vdev->config.fifo_indicate_max_pkts;
  1760. vpath->fifo.tx_vector_no = 0;
  1761. vpath->ring.rx_vector_no = 0;
  1762. vpath->ring.rx_hwts = vdev->rx_hwts;
  1763. vpath->is_open = 1;
  1764. vdev->vp_handles[i] = vpath->handle;
  1765. vpath->ring.vlan_tag_strip = vdev->vlan_tag_strip;
  1766. vdev->stats.vpaths_open++;
  1767. } else {
  1768. vdev->stats.vpath_open_fail++;
  1769. vxge_debug_init(VXGE_ERR, "%s: vpath: %d failed to "
  1770. "open with status: %d",
  1771. vdev->ndev->name, vpath->device_id,
  1772. status);
  1773. vxge_close_vpaths(vdev, 0);
  1774. return -EPERM;
  1775. }
  1776. vp_id = vpath->handle->vpath->vp_id;
  1777. vdev->vpaths_deployed |= vxge_mBIT(vp_id);
  1778. }
  1779. return VXGE_HW_OK;
  1780. }
  1781. /**
  1782. * adaptive_coalesce_tx_interrupts - Changes the interrupt coalescing
  1783. * if the interrupts are not within a range
  1784. * @fifo: pointer to transmit fifo structure
  1785. * Description: The function changes boundary timer and restriction timer
  1786. * value depends on the traffic
  1787. * Return Value: None
  1788. */
  1789. static void adaptive_coalesce_tx_interrupts(struct vxge_fifo *fifo)
  1790. {
  1791. fifo->interrupt_count++;
  1792. if (jiffies > fifo->jiffies + HZ / 100) {
  1793. struct __vxge_hw_fifo *hw_fifo = fifo->handle;
  1794. fifo->jiffies = jiffies;
  1795. if (fifo->interrupt_count > VXGE_T1A_MAX_TX_INTERRUPT_COUNT &&
  1796. hw_fifo->rtimer != VXGE_TTI_RTIMER_ADAPT_VAL) {
  1797. hw_fifo->rtimer = VXGE_TTI_RTIMER_ADAPT_VAL;
  1798. vxge_hw_vpath_dynamic_tti_rtimer_set(hw_fifo);
  1799. } else if (hw_fifo->rtimer != 0) {
  1800. hw_fifo->rtimer = 0;
  1801. vxge_hw_vpath_dynamic_tti_rtimer_set(hw_fifo);
  1802. }
  1803. fifo->interrupt_count = 0;
  1804. }
  1805. }
  1806. /**
  1807. * adaptive_coalesce_rx_interrupts - Changes the interrupt coalescing
  1808. * if the interrupts are not within a range
  1809. * @ring: pointer to receive ring structure
  1810. * Description: The function increases of decreases the packet counts within
  1811. * the ranges of traffic utilization, if the interrupts due to this ring are
  1812. * not within a fixed range.
  1813. * Return Value: Nothing
  1814. */
  1815. static void adaptive_coalesce_rx_interrupts(struct vxge_ring *ring)
  1816. {
  1817. ring->interrupt_count++;
  1818. if (jiffies > ring->jiffies + HZ / 100) {
  1819. struct __vxge_hw_ring *hw_ring = ring->handle;
  1820. ring->jiffies = jiffies;
  1821. if (ring->interrupt_count > VXGE_T1A_MAX_INTERRUPT_COUNT &&
  1822. hw_ring->rtimer != VXGE_RTI_RTIMER_ADAPT_VAL) {
  1823. hw_ring->rtimer = VXGE_RTI_RTIMER_ADAPT_VAL;
  1824. vxge_hw_vpath_dynamic_rti_rtimer_set(hw_ring);
  1825. } else if (hw_ring->rtimer != 0) {
  1826. hw_ring->rtimer = 0;
  1827. vxge_hw_vpath_dynamic_rti_rtimer_set(hw_ring);
  1828. }
  1829. ring->interrupt_count = 0;
  1830. }
  1831. }
  1832. /*
  1833. * vxge_isr_napi
  1834. * @irq: the irq of the device.
  1835. * @dev_id: a void pointer to the hldev structure of the Titan device
  1836. * @ptregs: pointer to the registers pushed on the stack.
  1837. *
  1838. * This function is the ISR handler of the device when napi is enabled. It
  1839. * identifies the reason for the interrupt and calls the relevant service
  1840. * routines.
  1841. */
  1842. static irqreturn_t vxge_isr_napi(int irq, void *dev_id)
  1843. {
  1844. struct net_device *dev;
  1845. struct __vxge_hw_device *hldev;
  1846. u64 reason;
  1847. enum vxge_hw_status status;
  1848. struct vxgedev *vdev = (struct vxgedev *)dev_id;
  1849. vxge_debug_intr(VXGE_TRACE, "%s:%d", __func__, __LINE__);
  1850. dev = vdev->ndev;
  1851. hldev = pci_get_drvdata(vdev->pdev);
  1852. if (pci_channel_offline(vdev->pdev))
  1853. return IRQ_NONE;
  1854. if (unlikely(!is_vxge_card_up(vdev)))
  1855. return IRQ_HANDLED;
  1856. status = vxge_hw_device_begin_irq(hldev, vdev->exec_mode, &reason);
  1857. if (status == VXGE_HW_OK) {
  1858. vxge_hw_device_mask_all(hldev);
  1859. if (reason &
  1860. VXGE_HW_TITAN_GENERAL_INT_STATUS_VPATH_TRAFFIC_INT(
  1861. vdev->vpaths_deployed >>
  1862. (64 - VXGE_HW_MAX_VIRTUAL_PATHS))) {
  1863. vxge_hw_device_clear_tx_rx(hldev);
  1864. napi_schedule(&vdev->napi);
  1865. vxge_debug_intr(VXGE_TRACE,
  1866. "%s:%d Exiting...", __func__, __LINE__);
  1867. return IRQ_HANDLED;
  1868. } else
  1869. vxge_hw_device_unmask_all(hldev);
  1870. } else if (unlikely((status == VXGE_HW_ERR_VPATH) ||
  1871. (status == VXGE_HW_ERR_CRITICAL) ||
  1872. (status == VXGE_HW_ERR_FIFO))) {
  1873. vxge_hw_device_mask_all(hldev);
  1874. vxge_hw_device_flush_io(hldev);
  1875. return IRQ_HANDLED;
  1876. } else if (unlikely(status == VXGE_HW_ERR_SLOT_FREEZE))
  1877. return IRQ_HANDLED;
  1878. vxge_debug_intr(VXGE_TRACE, "%s:%d Exiting...", __func__, __LINE__);
  1879. return IRQ_NONE;
  1880. }
  1881. #ifdef CONFIG_PCI_MSI
  1882. static irqreturn_t vxge_tx_msix_handle(int irq, void *dev_id)
  1883. {
  1884. struct vxge_fifo *fifo = (struct vxge_fifo *)dev_id;
  1885. adaptive_coalesce_tx_interrupts(fifo);
  1886. vxge_hw_channel_msix_mask((struct __vxge_hw_channel *)fifo->handle,
  1887. fifo->tx_vector_no);
  1888. vxge_hw_channel_msix_clear((struct __vxge_hw_channel *)fifo->handle,
  1889. fifo->tx_vector_no);
  1890. VXGE_COMPLETE_VPATH_TX(fifo);
  1891. vxge_hw_channel_msix_unmask((struct __vxge_hw_channel *)fifo->handle,
  1892. fifo->tx_vector_no);
  1893. mmiowb();
  1894. return IRQ_HANDLED;
  1895. }
  1896. static irqreturn_t vxge_rx_msix_napi_handle(int irq, void *dev_id)
  1897. {
  1898. struct vxge_ring *ring = (struct vxge_ring *)dev_id;
  1899. adaptive_coalesce_rx_interrupts(ring);
  1900. vxge_hw_channel_msix_mask((struct __vxge_hw_channel *)ring->handle,
  1901. ring->rx_vector_no);
  1902. vxge_hw_channel_msix_clear((struct __vxge_hw_channel *)ring->handle,
  1903. ring->rx_vector_no);
  1904. napi_schedule(&ring->napi);
  1905. return IRQ_HANDLED;
  1906. }
  1907. static irqreturn_t
  1908. vxge_alarm_msix_handle(int irq, void *dev_id)
  1909. {
  1910. int i;
  1911. enum vxge_hw_status status;
  1912. struct vxge_vpath *vpath = (struct vxge_vpath *)dev_id;
  1913. struct vxgedev *vdev = vpath->vdev;
  1914. int msix_id = (vpath->handle->vpath->vp_id *
  1915. VXGE_HW_VPATH_MSIX_ACTIVE) + VXGE_ALARM_MSIX_ID;
  1916. for (i = 0; i < vdev->no_of_vpath; i++) {
  1917. /* Reduce the chance of losing alarm interrupts by masking
  1918. * the vector. A pending bit will be set if an alarm is
  1919. * generated and on unmask the interrupt will be fired.
  1920. */
  1921. vxge_hw_vpath_msix_mask(vdev->vpaths[i].handle, msix_id);
  1922. vxge_hw_vpath_msix_clear(vdev->vpaths[i].handle, msix_id);
  1923. mmiowb();
  1924. status = vxge_hw_vpath_alarm_process(vdev->vpaths[i].handle,
  1925. vdev->exec_mode);
  1926. if (status == VXGE_HW_OK) {
  1927. vxge_hw_vpath_msix_unmask(vdev->vpaths[i].handle,
  1928. msix_id);
  1929. mmiowb();
  1930. continue;
  1931. }
  1932. vxge_debug_intr(VXGE_ERR,
  1933. "%s: vxge_hw_vpath_alarm_process failed %x ",
  1934. VXGE_DRIVER_NAME, status);
  1935. }
  1936. return IRQ_HANDLED;
  1937. }
  1938. static int vxge_alloc_msix(struct vxgedev *vdev)
  1939. {
  1940. int j, i, ret = 0;
  1941. int msix_intr_vect = 0, temp;
  1942. vdev->intr_cnt = 0;
  1943. start:
  1944. /* Tx/Rx MSIX Vectors count */
  1945. vdev->intr_cnt = vdev->no_of_vpath * 2;
  1946. /* Alarm MSIX Vectors count */
  1947. vdev->intr_cnt++;
  1948. vdev->entries = kcalloc(vdev->intr_cnt, sizeof(struct msix_entry),
  1949. GFP_KERNEL);
  1950. if (!vdev->entries) {
  1951. vxge_debug_init(VXGE_ERR,
  1952. "%s: memory allocation failed",
  1953. VXGE_DRIVER_NAME);
  1954. ret = -ENOMEM;
  1955. goto alloc_entries_failed;
  1956. }
  1957. vdev->vxge_entries = kcalloc(vdev->intr_cnt,
  1958. sizeof(struct vxge_msix_entry),
  1959. GFP_KERNEL);
  1960. if (!vdev->vxge_entries) {
  1961. vxge_debug_init(VXGE_ERR, "%s: memory allocation failed",
  1962. VXGE_DRIVER_NAME);
  1963. ret = -ENOMEM;
  1964. goto alloc_vxge_entries_failed;
  1965. }
  1966. for (i = 0, j = 0; i < vdev->no_of_vpath; i++) {
  1967. msix_intr_vect = i * VXGE_HW_VPATH_MSIX_ACTIVE;
  1968. /* Initialize the fifo vector */
  1969. vdev->entries[j].entry = msix_intr_vect;
  1970. vdev->vxge_entries[j].entry = msix_intr_vect;
  1971. vdev->vxge_entries[j].in_use = 0;
  1972. j++;
  1973. /* Initialize the ring vector */
  1974. vdev->entries[j].entry = msix_intr_vect + 1;
  1975. vdev->vxge_entries[j].entry = msix_intr_vect + 1;
  1976. vdev->vxge_entries[j].in_use = 0;
  1977. j++;
  1978. }
  1979. /* Initialize the alarm vector */
  1980. vdev->entries[j].entry = VXGE_ALARM_MSIX_ID;
  1981. vdev->vxge_entries[j].entry = VXGE_ALARM_MSIX_ID;
  1982. vdev->vxge_entries[j].in_use = 0;
  1983. ret = pci_enable_msix(vdev->pdev, vdev->entries, vdev->intr_cnt);
  1984. if (ret > 0) {
  1985. vxge_debug_init(VXGE_ERR,
  1986. "%s: MSI-X enable failed for %d vectors, ret: %d",
  1987. VXGE_DRIVER_NAME, vdev->intr_cnt, ret);
  1988. if ((max_config_vpath != VXGE_USE_DEFAULT) || (ret < 3)) {
  1989. ret = -ENODEV;
  1990. goto enable_msix_failed;
  1991. }
  1992. kfree(vdev->entries);
  1993. kfree(vdev->vxge_entries);
  1994. vdev->entries = NULL;
  1995. vdev->vxge_entries = NULL;
  1996. /* Try with less no of vector by reducing no of vpaths count */
  1997. temp = (ret - 1)/2;
  1998. vxge_close_vpaths(vdev, temp);
  1999. vdev->no_of_vpath = temp;
  2000. goto start;
  2001. } else if (ret < 0) {
  2002. ret = -ENODEV;
  2003. goto enable_msix_failed;
  2004. }
  2005. return 0;
  2006. enable_msix_failed:
  2007. kfree(vdev->vxge_entries);
  2008. alloc_vxge_entries_failed:
  2009. kfree(vdev->entries);
  2010. alloc_entries_failed:
  2011. return ret;
  2012. }
  2013. static int vxge_enable_msix(struct vxgedev *vdev)
  2014. {
  2015. int i, ret = 0;
  2016. /* 0 - Tx, 1 - Rx */
  2017. int tim_msix_id[4] = {0, 1, 0, 0};
  2018. vdev->intr_cnt = 0;
  2019. /* allocate msix vectors */
  2020. ret = vxge_alloc_msix(vdev);
  2021. if (!ret) {
  2022. for (i = 0; i < vdev->no_of_vpath; i++) {
  2023. struct vxge_vpath *vpath = &vdev->vpaths[i];
  2024. /* If fifo or ring are not enabled, the MSIX vector for
  2025. * it should be set to 0.
  2026. */
  2027. vpath->ring.rx_vector_no = (vpath->device_id *
  2028. VXGE_HW_VPATH_MSIX_ACTIVE) + 1;
  2029. vpath->fifo.tx_vector_no = (vpath->device_id *
  2030. VXGE_HW_VPATH_MSIX_ACTIVE);
  2031. vxge_hw_vpath_msix_set(vpath->handle, tim_msix_id,
  2032. VXGE_ALARM_MSIX_ID);
  2033. }
  2034. }
  2035. return ret;
  2036. }
  2037. static void vxge_rem_msix_isr(struct vxgedev *vdev)
  2038. {
  2039. int intr_cnt;
  2040. for (intr_cnt = 0; intr_cnt < (vdev->no_of_vpath * 2 + 1);
  2041. intr_cnt++) {
  2042. if (vdev->vxge_entries[intr_cnt].in_use) {
  2043. synchronize_irq(vdev->entries[intr_cnt].vector);
  2044. free_irq(vdev->entries[intr_cnt].vector,
  2045. vdev->vxge_entries[intr_cnt].arg);
  2046. vdev->vxge_entries[intr_cnt].in_use = 0;
  2047. }
  2048. }
  2049. kfree(vdev->entries);
  2050. kfree(vdev->vxge_entries);
  2051. vdev->entries = NULL;
  2052. vdev->vxge_entries = NULL;
  2053. if (vdev->config.intr_type == MSI_X)
  2054. pci_disable_msix(vdev->pdev);
  2055. }
  2056. #endif
  2057. static void vxge_rem_isr(struct vxgedev *vdev)
  2058. {
  2059. struct __vxge_hw_device *hldev;
  2060. hldev = pci_get_drvdata(vdev->pdev);
  2061. #ifdef CONFIG_PCI_MSI
  2062. if (vdev->config.intr_type == MSI_X) {
  2063. vxge_rem_msix_isr(vdev);
  2064. } else
  2065. #endif
  2066. if (vdev->config.intr_type == INTA) {
  2067. synchronize_irq(vdev->pdev->irq);
  2068. free_irq(vdev->pdev->irq, vdev);
  2069. }
  2070. }
  2071. static int vxge_add_isr(struct vxgedev *vdev)
  2072. {
  2073. int ret = 0;
  2074. #ifdef CONFIG_PCI_MSI
  2075. int vp_idx = 0, intr_idx = 0, intr_cnt = 0, msix_idx = 0, irq_req = 0;
  2076. int pci_fun = PCI_FUNC(vdev->pdev->devfn);
  2077. if (vdev->config.intr_type == MSI_X)
  2078. ret = vxge_enable_msix(vdev);
  2079. if (ret) {
  2080. vxge_debug_init(VXGE_ERR,
  2081. "%s: Enabling MSI-X Failed", VXGE_DRIVER_NAME);
  2082. vxge_debug_init(VXGE_ERR,
  2083. "%s: Defaulting to INTA", VXGE_DRIVER_NAME);
  2084. vdev->config.intr_type = INTA;
  2085. }
  2086. if (vdev->config.intr_type == MSI_X) {
  2087. for (intr_idx = 0;
  2088. intr_idx < (vdev->no_of_vpath *
  2089. VXGE_HW_VPATH_MSIX_ACTIVE); intr_idx++) {
  2090. msix_idx = intr_idx % VXGE_HW_VPATH_MSIX_ACTIVE;
  2091. irq_req = 0;
  2092. switch (msix_idx) {
  2093. case 0:
  2094. snprintf(vdev->desc[intr_cnt], VXGE_INTR_STRLEN,
  2095. "%s:vxge:MSI-X %d - Tx - fn:%d vpath:%d",
  2096. vdev->ndev->name,
  2097. vdev->entries[intr_cnt].entry,
  2098. pci_fun, vp_idx);
  2099. ret = request_irq(
  2100. vdev->entries[intr_cnt].vector,
  2101. vxge_tx_msix_handle, 0,
  2102. vdev->desc[intr_cnt],
  2103. &vdev->vpaths[vp_idx].fifo);
  2104. vdev->vxge_entries[intr_cnt].arg =
  2105. &vdev->vpaths[vp_idx].fifo;
  2106. irq_req = 1;
  2107. break;
  2108. case 1:
  2109. snprintf(vdev->desc[intr_cnt], VXGE_INTR_STRLEN,
  2110. "%s:vxge:MSI-X %d - Rx - fn:%d vpath:%d",
  2111. vdev->ndev->name,
  2112. vdev->entries[intr_cnt].entry,
  2113. pci_fun, vp_idx);
  2114. ret = request_irq(
  2115. vdev->entries[intr_cnt].vector,
  2116. vxge_rx_msix_napi_handle,
  2117. 0,
  2118. vdev->desc[intr_cnt],
  2119. &vdev->vpaths[vp_idx].ring);
  2120. vdev->vxge_entries[intr_cnt].arg =
  2121. &vdev->vpaths[vp_idx].ring;
  2122. irq_req = 1;
  2123. break;
  2124. }
  2125. if (ret) {
  2126. vxge_debug_init(VXGE_ERR,
  2127. "%s: MSIX - %d Registration failed",
  2128. vdev->ndev->name, intr_cnt);
  2129. vxge_rem_msix_isr(vdev);
  2130. vdev->config.intr_type = INTA;
  2131. vxge_debug_init(VXGE_ERR,
  2132. "%s: Defaulting to INTA"
  2133. , vdev->ndev->name);
  2134. goto INTA_MODE;
  2135. }
  2136. if (irq_req) {
  2137. /* We requested for this msix interrupt */
  2138. vdev->vxge_entries[intr_cnt].in_use = 1;
  2139. msix_idx += vdev->vpaths[vp_idx].device_id *
  2140. VXGE_HW_VPATH_MSIX_ACTIVE;
  2141. vxge_hw_vpath_msix_unmask(
  2142. vdev->vpaths[vp_idx].handle,
  2143. msix_idx);
  2144. intr_cnt++;
  2145. }
  2146. /* Point to next vpath handler */
  2147. if (((intr_idx + 1) % VXGE_HW_VPATH_MSIX_ACTIVE == 0) &&
  2148. (vp_idx < (vdev->no_of_vpath - 1)))
  2149. vp_idx++;
  2150. }
  2151. intr_cnt = vdev->no_of_vpath * 2;
  2152. snprintf(vdev->desc[intr_cnt], VXGE_INTR_STRLEN,
  2153. "%s:vxge:MSI-X %d - Alarm - fn:%d",
  2154. vdev->ndev->name,
  2155. vdev->entries[intr_cnt].entry,
  2156. pci_fun);
  2157. /* For Alarm interrupts */
  2158. ret = request_irq(vdev->entries[intr_cnt].vector,
  2159. vxge_alarm_msix_handle, 0,
  2160. vdev->desc[intr_cnt],
  2161. &vdev->vpaths[0]);
  2162. if (ret) {
  2163. vxge_debug_init(VXGE_ERR,
  2164. "%s: MSIX - %d Registration failed",
  2165. vdev->ndev->name, intr_cnt);
  2166. vxge_rem_msix_isr(vdev);
  2167. vdev->config.intr_type = INTA;
  2168. vxge_debug_init(VXGE_ERR,
  2169. "%s: Defaulting to INTA",
  2170. vdev->ndev->name);
  2171. goto INTA_MODE;
  2172. }
  2173. msix_idx = (vdev->vpaths[0].handle->vpath->vp_id *
  2174. VXGE_HW_VPATH_MSIX_ACTIVE) + VXGE_ALARM_MSIX_ID;
  2175. vxge_hw_vpath_msix_unmask(vdev->vpaths[vp_idx].handle,
  2176. msix_idx);
  2177. vdev->vxge_entries[intr_cnt].in_use = 1;
  2178. vdev->vxge_entries[intr_cnt].arg = &vdev->vpaths[0];
  2179. }
  2180. INTA_MODE:
  2181. #endif
  2182. if (vdev->config.intr_type == INTA) {
  2183. snprintf(vdev->desc[0], VXGE_INTR_STRLEN,
  2184. "%s:vxge:INTA", vdev->ndev->name);
  2185. vxge_hw_device_set_intr_type(vdev->devh,
  2186. VXGE_HW_INTR_MODE_IRQLINE);
  2187. vxge_hw_vpath_tti_ci_set(vdev->vpaths[0].fifo.handle);
  2188. ret = request_irq((int) vdev->pdev->irq,
  2189. vxge_isr_napi,
  2190. IRQF_SHARED, vdev->desc[0], vdev);
  2191. if (ret) {
  2192. vxge_debug_init(VXGE_ERR,
  2193. "%s %s-%d: ISR registration failed",
  2194. VXGE_DRIVER_NAME, "IRQ", vdev->pdev->irq);
  2195. return -ENODEV;
  2196. }
  2197. vxge_debug_init(VXGE_TRACE,
  2198. "new %s-%d line allocated",
  2199. "IRQ", vdev->pdev->irq);
  2200. }
  2201. return VXGE_HW_OK;
  2202. }
  2203. static void vxge_poll_vp_reset(unsigned long data)
  2204. {
  2205. struct vxgedev *vdev = (struct vxgedev *)data;
  2206. int i, j = 0;
  2207. for (i = 0; i < vdev->no_of_vpath; i++) {
  2208. if (test_bit(i, &vdev->vp_reset)) {
  2209. vxge_reset_vpath(vdev, i);
  2210. j++;
  2211. }
  2212. }
  2213. if (j && (vdev->config.intr_type != MSI_X)) {
  2214. vxge_hw_device_unmask_all(vdev->devh);
  2215. vxge_hw_device_flush_io(vdev->devh);
  2216. }
  2217. mod_timer(&vdev->vp_reset_timer, jiffies + HZ / 2);
  2218. }
  2219. static void vxge_poll_vp_lockup(unsigned long data)
  2220. {
  2221. struct vxgedev *vdev = (struct vxgedev *)data;
  2222. enum vxge_hw_status status = VXGE_HW_OK;
  2223. struct vxge_vpath *vpath;
  2224. struct vxge_ring *ring;
  2225. int i;
  2226. unsigned long rx_frms;
  2227. for (i = 0; i < vdev->no_of_vpath; i++) {
  2228. ring = &vdev->vpaths[i].ring;
  2229. /* Truncated to machine word size number of frames */
  2230. rx_frms = ACCESS_ONCE(ring->stats.rx_frms);
  2231. /* Did this vpath received any packets */
  2232. if (ring->stats.prev_rx_frms == rx_frms) {
  2233. status = vxge_hw_vpath_check_leak(ring->handle);
  2234. /* Did it received any packets last time */
  2235. if ((VXGE_HW_FAIL == status) &&
  2236. (VXGE_HW_FAIL == ring->last_status)) {
  2237. /* schedule vpath reset */
  2238. if (!test_and_set_bit(i, &vdev->vp_reset)) {
  2239. vpath = &vdev->vpaths[i];
  2240. /* disable interrupts for this vpath */
  2241. vxge_vpath_intr_disable(vdev, i);
  2242. /* stop the queue for this vpath */
  2243. netif_tx_stop_queue(vpath->fifo.txq);
  2244. continue;
  2245. }
  2246. }
  2247. }
  2248. ring->stats.prev_rx_frms = rx_frms;
  2249. ring->last_status = status;
  2250. }
  2251. /* Check every 1 milli second */
  2252. mod_timer(&vdev->vp_lockup_timer, jiffies + HZ / 1000);
  2253. }
  2254. static netdev_features_t vxge_fix_features(struct net_device *dev,
  2255. netdev_features_t features)
  2256. {
  2257. netdev_features_t changed = dev->features ^ features;
  2258. /* Enabling RTH requires some of the logic in vxge_device_register and a
  2259. * vpath reset. Due to these restrictions, only allow modification
  2260. * while the interface is down.
  2261. */
  2262. if ((changed & NETIF_F_RXHASH) && netif_running(dev))
  2263. features ^= NETIF_F_RXHASH;
  2264. return features;
  2265. }
  2266. static int vxge_set_features(struct net_device *dev, netdev_features_t features)
  2267. {
  2268. struct vxgedev *vdev = netdev_priv(dev);
  2269. netdev_features_t changed = dev->features ^ features;
  2270. if (!(changed & NETIF_F_RXHASH))
  2271. return 0;
  2272. /* !netif_running() ensured by vxge_fix_features() */
  2273. vdev->devh->config.rth_en = !!(features & NETIF_F_RXHASH);
  2274. if (vxge_reset_all_vpaths(vdev) != VXGE_HW_OK) {
  2275. dev->features = features ^ NETIF_F_RXHASH;
  2276. vdev->devh->config.rth_en = !!(dev->features & NETIF_F_RXHASH);
  2277. return -EIO;
  2278. }
  2279. return 0;
  2280. }
  2281. /**
  2282. * vxge_open
  2283. * @dev: pointer to the device structure.
  2284. *
  2285. * This function is the open entry point of the driver. It mainly calls a
  2286. * function to allocate Rx buffers and inserts them into the buffer
  2287. * descriptors and then enables the Rx part of the NIC.
  2288. * Return value: '0' on success and an appropriate (-)ve integer as
  2289. * defined in errno.h file on failure.
  2290. */
  2291. static int vxge_open(struct net_device *dev)
  2292. {
  2293. enum vxge_hw_status status;
  2294. struct vxgedev *vdev;
  2295. struct __vxge_hw_device *hldev;
  2296. struct vxge_vpath *vpath;
  2297. int ret = 0;
  2298. int i;
  2299. u64 val64, function_mode;
  2300. vxge_debug_entryexit(VXGE_TRACE,
  2301. "%s: %s:%d", dev->name, __func__, __LINE__);
  2302. vdev = netdev_priv(dev);
  2303. hldev = pci_get_drvdata(vdev->pdev);
  2304. function_mode = vdev->config.device_hw_info.function_mode;
  2305. /* make sure you have link off by default every time Nic is
  2306. * initialized */
  2307. netif_carrier_off(dev);
  2308. /* Open VPATHs */
  2309. status = vxge_open_vpaths(vdev);
  2310. if (status != VXGE_HW_OK) {
  2311. vxge_debug_init(VXGE_ERR,
  2312. "%s: fatal: Vpath open failed", vdev->ndev->name);
  2313. ret = -EPERM;
  2314. goto out0;
  2315. }
  2316. vdev->mtu = dev->mtu;
  2317. status = vxge_add_isr(vdev);
  2318. if (status != VXGE_HW_OK) {
  2319. vxge_debug_init(VXGE_ERR,
  2320. "%s: fatal: ISR add failed", dev->name);
  2321. ret = -EPERM;
  2322. goto out1;
  2323. }
  2324. if (vdev->config.intr_type != MSI_X) {
  2325. netif_napi_add(dev, &vdev->napi, vxge_poll_inta,
  2326. vdev->config.napi_weight);
  2327. napi_enable(&vdev->napi);
  2328. for (i = 0; i < vdev->no_of_vpath; i++) {
  2329. vpath = &vdev->vpaths[i];
  2330. vpath->ring.napi_p = &vdev->napi;
  2331. }
  2332. } else {
  2333. for (i = 0; i < vdev->no_of_vpath; i++) {
  2334. vpath = &vdev->vpaths[i];
  2335. netif_napi_add(dev, &vpath->ring.napi,
  2336. vxge_poll_msix, vdev->config.napi_weight);
  2337. napi_enable(&vpath->ring.napi);
  2338. vpath->ring.napi_p = &vpath->ring.napi;
  2339. }
  2340. }
  2341. /* configure RTH */
  2342. if (vdev->config.rth_steering) {
  2343. status = vxge_rth_configure(vdev);
  2344. if (status != VXGE_HW_OK) {
  2345. vxge_debug_init(VXGE_ERR,
  2346. "%s: fatal: RTH configuration failed",
  2347. dev->name);
  2348. ret = -EPERM;
  2349. goto out2;
  2350. }
  2351. }
  2352. printk(KERN_INFO "%s: Receive Hashing Offload %s\n", dev->name,
  2353. hldev->config.rth_en ? "enabled" : "disabled");
  2354. for (i = 0; i < vdev->no_of_vpath; i++) {
  2355. vpath = &vdev->vpaths[i];
  2356. /* set initial mtu before enabling the device */
  2357. status = vxge_hw_vpath_mtu_set(vpath->handle, vdev->mtu);
  2358. if (status != VXGE_HW_OK) {
  2359. vxge_debug_init(VXGE_ERR,
  2360. "%s: fatal: can not set new MTU", dev->name);
  2361. ret = -EPERM;
  2362. goto out2;
  2363. }
  2364. }
  2365. VXGE_DEVICE_DEBUG_LEVEL_SET(VXGE_TRACE, VXGE_COMPONENT_LL, vdev);
  2366. vxge_debug_init(vdev->level_trace,
  2367. "%s: MTU is %d", vdev->ndev->name, vdev->mtu);
  2368. VXGE_DEVICE_DEBUG_LEVEL_SET(VXGE_ERR, VXGE_COMPONENT_LL, vdev);
  2369. /* Restore the DA, VID table and also multicast and promiscuous mode
  2370. * states
  2371. */
  2372. if (vdev->all_multi_flg) {
  2373. for (i = 0; i < vdev->no_of_vpath; i++) {
  2374. vpath = &vdev->vpaths[i];
  2375. vxge_restore_vpath_mac_addr(vpath);
  2376. vxge_restore_vpath_vid_table(vpath);
  2377. status = vxge_hw_vpath_mcast_enable(vpath->handle);
  2378. if (status != VXGE_HW_OK)
  2379. vxge_debug_init(VXGE_ERR,
  2380. "%s:%d Enabling multicast failed",
  2381. __func__, __LINE__);
  2382. }
  2383. }
  2384. /* Enable vpath to sniff all unicast/multicast traffic that not
  2385. * addressed to them. We allow promiscuous mode for PF only
  2386. */
  2387. val64 = 0;
  2388. for (i = 0; i < VXGE_HW_MAX_VIRTUAL_PATHS; i++)
  2389. val64 |= VXGE_HW_RXMAC_AUTHORIZE_ALL_ADDR_VP(i);
  2390. vxge_hw_mgmt_reg_write(vdev->devh,
  2391. vxge_hw_mgmt_reg_type_mrpcim,
  2392. 0,
  2393. (ulong)offsetof(struct vxge_hw_mrpcim_reg,
  2394. rxmac_authorize_all_addr),
  2395. val64);
  2396. vxge_hw_mgmt_reg_write(vdev->devh,
  2397. vxge_hw_mgmt_reg_type_mrpcim,
  2398. 0,
  2399. (ulong)offsetof(struct vxge_hw_mrpcim_reg,
  2400. rxmac_authorize_all_vid),
  2401. val64);
  2402. vxge_set_multicast(dev);
  2403. /* Enabling Bcast and mcast for all vpath */
  2404. for (i = 0; i < vdev->no_of_vpath; i++) {
  2405. vpath = &vdev->vpaths[i];
  2406. status = vxge_hw_vpath_bcast_enable(vpath->handle);
  2407. if (status != VXGE_HW_OK)
  2408. vxge_debug_init(VXGE_ERR,
  2409. "%s : Can not enable bcast for vpath "
  2410. "id %d", dev->name, i);
  2411. if (vdev->config.addr_learn_en) {
  2412. status = vxge_hw_vpath_mcast_enable(vpath->handle);
  2413. if (status != VXGE_HW_OK)
  2414. vxge_debug_init(VXGE_ERR,
  2415. "%s : Can not enable mcast for vpath "
  2416. "id %d", dev->name, i);
  2417. }
  2418. }
  2419. vxge_hw_device_setpause_data(vdev->devh, 0,
  2420. vdev->config.tx_pause_enable,
  2421. vdev->config.rx_pause_enable);
  2422. if (vdev->vp_reset_timer.function == NULL)
  2423. vxge_os_timer(&vdev->vp_reset_timer, vxge_poll_vp_reset, vdev,
  2424. HZ / 2);
  2425. /* There is no need to check for RxD leak and RxD lookup on Titan1A */
  2426. if (vdev->titan1 && vdev->vp_lockup_timer.function == NULL)
  2427. vxge_os_timer(&vdev->vp_lockup_timer, vxge_poll_vp_lockup, vdev,
  2428. HZ / 2);
  2429. set_bit(__VXGE_STATE_CARD_UP, &vdev->state);
  2430. smp_wmb();
  2431. if (vxge_hw_device_link_state_get(vdev->devh) == VXGE_HW_LINK_UP) {
  2432. netif_carrier_on(vdev->ndev);
  2433. netdev_notice(vdev->ndev, "Link Up\n");
  2434. vdev->stats.link_up++;
  2435. }
  2436. vxge_hw_device_intr_enable(vdev->devh);
  2437. smp_wmb();
  2438. for (i = 0; i < vdev->no_of_vpath; i++) {
  2439. vpath = &vdev->vpaths[i];
  2440. vxge_hw_vpath_enable(vpath->handle);
  2441. smp_wmb();
  2442. vxge_hw_vpath_rx_doorbell_init(vpath->handle);
  2443. }
  2444. netif_tx_start_all_queues(vdev->ndev);
  2445. /* configure CI */
  2446. vxge_config_ci_for_tti_rti(vdev);
  2447. goto out0;
  2448. out2:
  2449. vxge_rem_isr(vdev);
  2450. /* Disable napi */
  2451. if (vdev->config.intr_type != MSI_X)
  2452. napi_disable(&vdev->napi);
  2453. else {
  2454. for (i = 0; i < vdev->no_of_vpath; i++)
  2455. napi_disable(&vdev->vpaths[i].ring.napi);
  2456. }
  2457. out1:
  2458. vxge_close_vpaths(vdev, 0);
  2459. out0:
  2460. vxge_debug_entryexit(VXGE_TRACE,
  2461. "%s: %s:%d Exiting...",
  2462. dev->name, __func__, __LINE__);
  2463. return ret;
  2464. }
  2465. /* Loop through the mac address list and delete all the entries */
  2466. static void vxge_free_mac_add_list(struct vxge_vpath *vpath)
  2467. {
  2468. struct list_head *entry, *next;
  2469. if (list_empty(&vpath->mac_addr_list))
  2470. return;
  2471. list_for_each_safe(entry, next, &vpath->mac_addr_list) {
  2472. list_del(entry);
  2473. kfree((struct vxge_mac_addrs *)entry);
  2474. }
  2475. }
  2476. static void vxge_napi_del_all(struct vxgedev *vdev)
  2477. {
  2478. int i;
  2479. if (vdev->config.intr_type != MSI_X)
  2480. netif_napi_del(&vdev->napi);
  2481. else {
  2482. for (i = 0; i < vdev->no_of_vpath; i++)
  2483. netif_napi_del(&vdev->vpaths[i].ring.napi);
  2484. }
  2485. }
  2486. static int do_vxge_close(struct net_device *dev, int do_io)
  2487. {
  2488. enum vxge_hw_status status;
  2489. struct vxgedev *vdev;
  2490. struct __vxge_hw_device *hldev;
  2491. int i;
  2492. u64 val64, vpath_vector;
  2493. vxge_debug_entryexit(VXGE_TRACE, "%s: %s:%d",
  2494. dev->name, __func__, __LINE__);
  2495. vdev = netdev_priv(dev);
  2496. hldev = pci_get_drvdata(vdev->pdev);
  2497. if (unlikely(!is_vxge_card_up(vdev)))
  2498. return 0;
  2499. /* If vxge_handle_crit_err task is executing,
  2500. * wait till it completes. */
  2501. while (test_and_set_bit(__VXGE_STATE_RESET_CARD, &vdev->state))
  2502. msleep(50);
  2503. if (do_io) {
  2504. /* Put the vpath back in normal mode */
  2505. vpath_vector = vxge_mBIT(vdev->vpaths[0].device_id);
  2506. status = vxge_hw_mgmt_reg_read(vdev->devh,
  2507. vxge_hw_mgmt_reg_type_mrpcim,
  2508. 0,
  2509. (ulong)offsetof(
  2510. struct vxge_hw_mrpcim_reg,
  2511. rts_mgr_cbasin_cfg),
  2512. &val64);
  2513. if (status == VXGE_HW_OK) {
  2514. val64 &= ~vpath_vector;
  2515. status = vxge_hw_mgmt_reg_write(vdev->devh,
  2516. vxge_hw_mgmt_reg_type_mrpcim,
  2517. 0,
  2518. (ulong)offsetof(
  2519. struct vxge_hw_mrpcim_reg,
  2520. rts_mgr_cbasin_cfg),
  2521. val64);
  2522. }
  2523. /* Remove the function 0 from promiscuous mode */
  2524. vxge_hw_mgmt_reg_write(vdev->devh,
  2525. vxge_hw_mgmt_reg_type_mrpcim,
  2526. 0,
  2527. (ulong)offsetof(struct vxge_hw_mrpcim_reg,
  2528. rxmac_authorize_all_addr),
  2529. 0);
  2530. vxge_hw_mgmt_reg_write(vdev->devh,
  2531. vxge_hw_mgmt_reg_type_mrpcim,
  2532. 0,
  2533. (ulong)offsetof(struct vxge_hw_mrpcim_reg,
  2534. rxmac_authorize_all_vid),
  2535. 0);
  2536. smp_wmb();
  2537. }
  2538. if (vdev->titan1)
  2539. del_timer_sync(&vdev->vp_lockup_timer);
  2540. del_timer_sync(&vdev->vp_reset_timer);
  2541. if (do_io)
  2542. vxge_hw_device_wait_receive_idle(hldev);
  2543. clear_bit(__VXGE_STATE_CARD_UP, &vdev->state);
  2544. /* Disable napi */
  2545. if (vdev->config.intr_type != MSI_X)
  2546. napi_disable(&vdev->napi);
  2547. else {
  2548. for (i = 0; i < vdev->no_of_vpath; i++)
  2549. napi_disable(&vdev->vpaths[i].ring.napi);
  2550. }
  2551. netif_carrier_off(vdev->ndev);
  2552. netdev_notice(vdev->ndev, "Link Down\n");
  2553. netif_tx_stop_all_queues(vdev->ndev);
  2554. /* Note that at this point xmit() is stopped by upper layer */
  2555. if (do_io)
  2556. vxge_hw_device_intr_disable(vdev->devh);
  2557. vxge_rem_isr(vdev);
  2558. vxge_napi_del_all(vdev);
  2559. if (do_io)
  2560. vxge_reset_all_vpaths(vdev);
  2561. vxge_close_vpaths(vdev, 0);
  2562. vxge_debug_entryexit(VXGE_TRACE,
  2563. "%s: %s:%d Exiting...", dev->name, __func__, __LINE__);
  2564. clear_bit(__VXGE_STATE_RESET_CARD, &vdev->state);
  2565. return 0;
  2566. }
  2567. /**
  2568. * vxge_close
  2569. * @dev: device pointer.
  2570. *
  2571. * This is the stop entry point of the driver. It needs to undo exactly
  2572. * whatever was done by the open entry point, thus it's usually referred to
  2573. * as the close function.Among other things this function mainly stops the
  2574. * Rx side of the NIC and frees all the Rx buffers in the Rx rings.
  2575. * Return value: '0' on success and an appropriate (-)ve integer as
  2576. * defined in errno.h file on failure.
  2577. */
  2578. static int vxge_close(struct net_device *dev)
  2579. {
  2580. do_vxge_close(dev, 1);
  2581. return 0;
  2582. }
  2583. /**
  2584. * vxge_change_mtu
  2585. * @dev: net device pointer.
  2586. * @new_mtu :the new MTU size for the device.
  2587. *
  2588. * A driver entry point to change MTU size for the device. Before changing
  2589. * the MTU the device must be stopped.
  2590. */
  2591. static int vxge_change_mtu(struct net_device *dev, int new_mtu)
  2592. {
  2593. struct vxgedev *vdev = netdev_priv(dev);
  2594. vxge_debug_entryexit(vdev->level_trace,
  2595. "%s:%d", __func__, __LINE__);
  2596. if ((new_mtu < VXGE_HW_MIN_MTU) || (new_mtu > VXGE_HW_MAX_MTU)) {
  2597. vxge_debug_init(vdev->level_err,
  2598. "%s: mtu size is invalid", dev->name);
  2599. return -EPERM;
  2600. }
  2601. /* check if device is down already */
  2602. if (unlikely(!is_vxge_card_up(vdev))) {
  2603. /* just store new value, will use later on open() */
  2604. dev->mtu = new_mtu;
  2605. vxge_debug_init(vdev->level_err,
  2606. "%s", "device is down on MTU change");
  2607. return 0;
  2608. }
  2609. vxge_debug_init(vdev->level_trace,
  2610. "trying to apply new MTU %d", new_mtu);
  2611. if (vxge_close(dev))
  2612. return -EIO;
  2613. dev->mtu = new_mtu;
  2614. vdev->mtu = new_mtu;
  2615. if (vxge_open(dev))
  2616. return -EIO;
  2617. vxge_debug_init(vdev->level_trace,
  2618. "%s: MTU changed to %d", vdev->ndev->name, new_mtu);
  2619. vxge_debug_entryexit(vdev->level_trace,
  2620. "%s:%d Exiting...", __func__, __LINE__);
  2621. return 0;
  2622. }
  2623. /**
  2624. * vxge_get_stats64
  2625. * @dev: pointer to the device structure
  2626. * @stats: pointer to struct rtnl_link_stats64
  2627. *
  2628. */
  2629. static struct rtnl_link_stats64 *
  2630. vxge_get_stats64(struct net_device *dev, struct rtnl_link_stats64 *net_stats)
  2631. {
  2632. struct vxgedev *vdev = netdev_priv(dev);
  2633. int k;
  2634. /* net_stats already zeroed by caller */
  2635. for (k = 0; k < vdev->no_of_vpath; k++) {
  2636. struct vxge_ring_stats *rxstats = &vdev->vpaths[k].ring.stats;
  2637. struct vxge_fifo_stats *txstats = &vdev->vpaths[k].fifo.stats;
  2638. unsigned int start;
  2639. u64 packets, bytes, multicast;
  2640. do {
  2641. start = u64_stats_fetch_begin_bh(&rxstats->syncp);
  2642. packets = rxstats->rx_frms;
  2643. multicast = rxstats->rx_mcast;
  2644. bytes = rxstats->rx_bytes;
  2645. } while (u64_stats_fetch_retry_bh(&rxstats->syncp, start));
  2646. net_stats->rx_packets += packets;
  2647. net_stats->rx_bytes += bytes;
  2648. net_stats->multicast += multicast;
  2649. net_stats->rx_errors += rxstats->rx_errors;
  2650. net_stats->rx_dropped += rxstats->rx_dropped;
  2651. do {
  2652. start = u64_stats_fetch_begin_bh(&txstats->syncp);
  2653. packets = txstats->tx_frms;
  2654. bytes = txstats->tx_bytes;
  2655. } while (u64_stats_fetch_retry_bh(&txstats->syncp, start));
  2656. net_stats->tx_packets += packets;
  2657. net_stats->tx_bytes += bytes;
  2658. net_stats->tx_errors += txstats->tx_errors;
  2659. }
  2660. return net_stats;
  2661. }
  2662. static enum vxge_hw_status vxge_timestamp_config(struct __vxge_hw_device *devh)
  2663. {
  2664. enum vxge_hw_status status;
  2665. u64 val64;
  2666. /* Timestamp is passed to the driver via the FCS, therefore we
  2667. * must disable the FCS stripping by the adapter. Since this is
  2668. * required for the driver to load (due to a hardware bug),
  2669. * there is no need to do anything special here.
  2670. */
  2671. val64 = VXGE_HW_XMAC_TIMESTAMP_EN |
  2672. VXGE_HW_XMAC_TIMESTAMP_USE_LINK_ID(0) |
  2673. VXGE_HW_XMAC_TIMESTAMP_INTERVAL(0);
  2674. status = vxge_hw_mgmt_reg_write(devh,
  2675. vxge_hw_mgmt_reg_type_mrpcim,
  2676. 0,
  2677. offsetof(struct vxge_hw_mrpcim_reg,
  2678. xmac_timestamp),
  2679. val64);
  2680. vxge_hw_device_flush_io(devh);
  2681. devh->config.hwts_en = VXGE_HW_HWTS_ENABLE;
  2682. return status;
  2683. }
  2684. static int vxge_hwtstamp_ioctl(struct vxgedev *vdev, void __user *data)
  2685. {
  2686. struct hwtstamp_config config;
  2687. int i;
  2688. if (copy_from_user(&config, data, sizeof(config)))
  2689. return -EFAULT;
  2690. /* reserved for future extensions */
  2691. if (config.flags)
  2692. return -EINVAL;
  2693. /* Transmit HW Timestamp not supported */
  2694. switch (config.tx_type) {
  2695. case HWTSTAMP_TX_OFF:
  2696. break;
  2697. case HWTSTAMP_TX_ON:
  2698. default:
  2699. return -ERANGE;
  2700. }
  2701. switch (config.rx_filter) {
  2702. case HWTSTAMP_FILTER_NONE:
  2703. vdev->rx_hwts = 0;
  2704. config.rx_filter = HWTSTAMP_FILTER_NONE;
  2705. break;
  2706. case HWTSTAMP_FILTER_ALL:
  2707. case HWTSTAMP_FILTER_SOME:
  2708. case HWTSTAMP_FILTER_PTP_V1_L4_EVENT:
  2709. case HWTSTAMP_FILTER_PTP_V1_L4_SYNC:
  2710. case HWTSTAMP_FILTER_PTP_V1_L4_DELAY_REQ:
  2711. case HWTSTAMP_FILTER_PTP_V2_L4_EVENT:
  2712. case HWTSTAMP_FILTER_PTP_V2_L4_SYNC:
  2713. case HWTSTAMP_FILTER_PTP_V2_L4_DELAY_REQ:
  2714. case HWTSTAMP_FILTER_PTP_V2_L2_EVENT:
  2715. case HWTSTAMP_FILTER_PTP_V2_L2_SYNC:
  2716. case HWTSTAMP_FILTER_PTP_V2_L2_DELAY_REQ:
  2717. case HWTSTAMP_FILTER_PTP_V2_EVENT:
  2718. case HWTSTAMP_FILTER_PTP_V2_SYNC:
  2719. case HWTSTAMP_FILTER_PTP_V2_DELAY_REQ:
  2720. if (vdev->devh->config.hwts_en != VXGE_HW_HWTS_ENABLE)
  2721. return -EFAULT;
  2722. vdev->rx_hwts = 1;
  2723. config.rx_filter = HWTSTAMP_FILTER_ALL;
  2724. break;
  2725. default:
  2726. return -ERANGE;
  2727. }
  2728. for (i = 0; i < vdev->no_of_vpath; i++)
  2729. vdev->vpaths[i].ring.rx_hwts = vdev->rx_hwts;
  2730. if (copy_to_user(data, &config, sizeof(config)))
  2731. return -EFAULT;
  2732. return 0;
  2733. }
  2734. /**
  2735. * vxge_ioctl
  2736. * @dev: Device pointer.
  2737. * @ifr: An IOCTL specific structure, that can contain a pointer to
  2738. * a proprietary structure used to pass information to the driver.
  2739. * @cmd: This is used to distinguish between the different commands that
  2740. * can be passed to the IOCTL functions.
  2741. *
  2742. * Entry point for the Ioctl.
  2743. */
  2744. static int vxge_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
  2745. {
  2746. struct vxgedev *vdev = netdev_priv(dev);
  2747. int ret;
  2748. switch (cmd) {
  2749. case SIOCSHWTSTAMP:
  2750. ret = vxge_hwtstamp_ioctl(vdev, rq->ifr_data);
  2751. if (ret)
  2752. return ret;
  2753. break;
  2754. default:
  2755. return -EOPNOTSUPP;
  2756. }
  2757. return 0;
  2758. }
  2759. /**
  2760. * vxge_tx_watchdog
  2761. * @dev: pointer to net device structure
  2762. *
  2763. * Watchdog for transmit side.
  2764. * This function is triggered if the Tx Queue is stopped
  2765. * for a pre-defined amount of time when the Interface is still up.
  2766. */
  2767. static void vxge_tx_watchdog(struct net_device *dev)
  2768. {
  2769. struct vxgedev *vdev;
  2770. vxge_debug_entryexit(VXGE_TRACE, "%s:%d", __func__, __LINE__);
  2771. vdev = netdev_priv(dev);
  2772. vdev->cric_err_event = VXGE_HW_EVENT_RESET_START;
  2773. schedule_work(&vdev->reset_task);
  2774. vxge_debug_entryexit(VXGE_TRACE,
  2775. "%s:%d Exiting...", __func__, __LINE__);
  2776. }
  2777. /**
  2778. * vxge_vlan_rx_add_vid
  2779. * @dev: net device pointer.
  2780. * @proto: vlan protocol
  2781. * @vid: vid
  2782. *
  2783. * Add the vlan id to the devices vlan id table
  2784. */
  2785. static int
  2786. vxge_vlan_rx_add_vid(struct net_device *dev, __be16 proto, u16 vid)
  2787. {
  2788. struct vxgedev *vdev = netdev_priv(dev);
  2789. struct vxge_vpath *vpath;
  2790. int vp_id;
  2791. /* Add these vlan to the vid table */
  2792. for (vp_id = 0; vp_id < vdev->no_of_vpath; vp_id++) {
  2793. vpath = &vdev->vpaths[vp_id];
  2794. if (!vpath->is_open)
  2795. continue;
  2796. vxge_hw_vpath_vid_add(vpath->handle, vid);
  2797. }
  2798. set_bit(vid, vdev->active_vlans);
  2799. return 0;
  2800. }
  2801. /**
  2802. * vxge_vlan_rx_kill_vid
  2803. * @dev: net device pointer.
  2804. * @proto: vlan protocol
  2805. * @vid: vid
  2806. *
  2807. * Remove the vlan id from the device's vlan id table
  2808. */
  2809. static int
  2810. vxge_vlan_rx_kill_vid(struct net_device *dev, __be16 proto, u16 vid)
  2811. {
  2812. struct vxgedev *vdev = netdev_priv(dev);
  2813. struct vxge_vpath *vpath;
  2814. int vp_id;
  2815. vxge_debug_entryexit(VXGE_TRACE, "%s:%d", __func__, __LINE__);
  2816. /* Delete this vlan from the vid table */
  2817. for (vp_id = 0; vp_id < vdev->no_of_vpath; vp_id++) {
  2818. vpath = &vdev->vpaths[vp_id];
  2819. if (!vpath->is_open)
  2820. continue;
  2821. vxge_hw_vpath_vid_delete(vpath->handle, vid);
  2822. }
  2823. vxge_debug_entryexit(VXGE_TRACE,
  2824. "%s:%d Exiting...", __func__, __LINE__);
  2825. clear_bit(vid, vdev->active_vlans);
  2826. return 0;
  2827. }
  2828. static const struct net_device_ops vxge_netdev_ops = {
  2829. .ndo_open = vxge_open,
  2830. .ndo_stop = vxge_close,
  2831. .ndo_get_stats64 = vxge_get_stats64,
  2832. .ndo_start_xmit = vxge_xmit,
  2833. .ndo_validate_addr = eth_validate_addr,
  2834. .ndo_set_rx_mode = vxge_set_multicast,
  2835. .ndo_do_ioctl = vxge_ioctl,
  2836. .ndo_set_mac_address = vxge_set_mac_addr,
  2837. .ndo_change_mtu = vxge_change_mtu,
  2838. .ndo_fix_features = vxge_fix_features,
  2839. .ndo_set_features = vxge_set_features,
  2840. .ndo_vlan_rx_kill_vid = vxge_vlan_rx_kill_vid,
  2841. .ndo_vlan_rx_add_vid = vxge_vlan_rx_add_vid,
  2842. .ndo_tx_timeout = vxge_tx_watchdog,
  2843. #ifdef CONFIG_NET_POLL_CONTROLLER
  2844. .ndo_poll_controller = vxge_netpoll,
  2845. #endif
  2846. };
  2847. static int vxge_device_register(struct __vxge_hw_device *hldev,
  2848. struct vxge_config *config, int high_dma,
  2849. int no_of_vpath, struct vxgedev **vdev_out)
  2850. {
  2851. struct net_device *ndev;
  2852. enum vxge_hw_status status = VXGE_HW_OK;
  2853. struct vxgedev *vdev;
  2854. int ret = 0, no_of_queue = 1;
  2855. u64 stat;
  2856. *vdev_out = NULL;
  2857. if (config->tx_steering_type)
  2858. no_of_queue = no_of_vpath;
  2859. ndev = alloc_etherdev_mq(sizeof(struct vxgedev),
  2860. no_of_queue);
  2861. if (ndev == NULL) {
  2862. vxge_debug_init(
  2863. vxge_hw_device_trace_level_get(hldev),
  2864. "%s : device allocation failed", __func__);
  2865. ret = -ENODEV;
  2866. goto _out0;
  2867. }
  2868. vxge_debug_entryexit(
  2869. vxge_hw_device_trace_level_get(hldev),
  2870. "%s: %s:%d Entering...",
  2871. ndev->name, __func__, __LINE__);
  2872. vdev = netdev_priv(ndev);
  2873. memset(vdev, 0, sizeof(struct vxgedev));
  2874. vdev->ndev = ndev;
  2875. vdev->devh = hldev;
  2876. vdev->pdev = hldev->pdev;
  2877. memcpy(&vdev->config, config, sizeof(struct vxge_config));
  2878. vdev->rx_hwts = 0;
  2879. vdev->titan1 = (vdev->pdev->revision == VXGE_HW_TITAN1_PCI_REVISION);
  2880. SET_NETDEV_DEV(ndev, &vdev->pdev->dev);
  2881. ndev->hw_features = NETIF_F_RXCSUM | NETIF_F_SG |
  2882. NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM |
  2883. NETIF_F_TSO | NETIF_F_TSO6 |
  2884. NETIF_F_HW_VLAN_CTAG_TX;
  2885. if (vdev->config.rth_steering != NO_STEERING)
  2886. ndev->hw_features |= NETIF_F_RXHASH;
  2887. ndev->features |= ndev->hw_features |
  2888. NETIF_F_HW_VLAN_CTAG_RX | NETIF_F_HW_VLAN_CTAG_FILTER;
  2889. ndev->netdev_ops = &vxge_netdev_ops;
  2890. ndev->watchdog_timeo = VXGE_LL_WATCH_DOG_TIMEOUT;
  2891. INIT_WORK(&vdev->reset_task, vxge_reset);
  2892. vxge_initialize_ethtool_ops(ndev);
  2893. /* Allocate memory for vpath */
  2894. vdev->vpaths = kzalloc((sizeof(struct vxge_vpath)) *
  2895. no_of_vpath, GFP_KERNEL);
  2896. if (!vdev->vpaths) {
  2897. vxge_debug_init(VXGE_ERR,
  2898. "%s: vpath memory allocation failed",
  2899. vdev->ndev->name);
  2900. ret = -ENOMEM;
  2901. goto _out1;
  2902. }
  2903. vxge_debug_init(vxge_hw_device_trace_level_get(hldev),
  2904. "%s : checksumming enabled", __func__);
  2905. if (high_dma) {
  2906. ndev->features |= NETIF_F_HIGHDMA;
  2907. vxge_debug_init(vxge_hw_device_trace_level_get(hldev),
  2908. "%s : using High DMA", __func__);
  2909. }
  2910. ret = register_netdev(ndev);
  2911. if (ret) {
  2912. vxge_debug_init(vxge_hw_device_trace_level_get(hldev),
  2913. "%s: %s : device registration failed!",
  2914. ndev->name, __func__);
  2915. goto _out2;
  2916. }
  2917. /* Set the factory defined MAC address initially */
  2918. ndev->addr_len = ETH_ALEN;
  2919. /* Make Link state as off at this point, when the Link change
  2920. * interrupt comes the state will be automatically changed to
  2921. * the right state.
  2922. */
  2923. netif_carrier_off(ndev);
  2924. vxge_debug_init(vxge_hw_device_trace_level_get(hldev),
  2925. "%s: Ethernet device registered",
  2926. ndev->name);
  2927. hldev->ndev = ndev;
  2928. *vdev_out = vdev;
  2929. /* Resetting the Device stats */
  2930. status = vxge_hw_mrpcim_stats_access(
  2931. hldev,
  2932. VXGE_HW_STATS_OP_CLEAR_ALL_STATS,
  2933. 0,
  2934. 0,
  2935. &stat);
  2936. if (status == VXGE_HW_ERR_PRIVILAGED_OPEARATION)
  2937. vxge_debug_init(
  2938. vxge_hw_device_trace_level_get(hldev),
  2939. "%s: device stats clear returns"
  2940. "VXGE_HW_ERR_PRIVILAGED_OPEARATION", ndev->name);
  2941. vxge_debug_entryexit(vxge_hw_device_trace_level_get(hldev),
  2942. "%s: %s:%d Exiting...",
  2943. ndev->name, __func__, __LINE__);
  2944. return ret;
  2945. _out2:
  2946. kfree(vdev->vpaths);
  2947. _out1:
  2948. free_netdev(ndev);
  2949. _out0:
  2950. return ret;
  2951. }
  2952. /*
  2953. * vxge_device_unregister
  2954. *
  2955. * This function will unregister and free network device
  2956. */
  2957. static void vxge_device_unregister(struct __vxge_hw_device *hldev)
  2958. {
  2959. struct vxgedev *vdev;
  2960. struct net_device *dev;
  2961. char buf[IFNAMSIZ];
  2962. dev = hldev->ndev;
  2963. vdev = netdev_priv(dev);
  2964. vxge_debug_entryexit(vdev->level_trace, "%s: %s:%d", vdev->ndev->name,
  2965. __func__, __LINE__);
  2966. strncpy(buf, dev->name, IFNAMSIZ);
  2967. flush_work(&vdev->reset_task);
  2968. /* in 2.6 will call stop() if device is up */
  2969. unregister_netdev(dev);
  2970. kfree(vdev->vpaths);
  2971. /* we are safe to free it now */
  2972. free_netdev(dev);
  2973. vxge_debug_init(vdev->level_trace, "%s: ethernet device unregistered",
  2974. buf);
  2975. vxge_debug_entryexit(vdev->level_trace, "%s: %s:%d Exiting...", buf,
  2976. __func__, __LINE__);
  2977. }
  2978. /*
  2979. * vxge_callback_crit_err
  2980. *
  2981. * This function is called by the alarm handler in interrupt context.
  2982. * Driver must analyze it based on the event type.
  2983. */
  2984. static void
  2985. vxge_callback_crit_err(struct __vxge_hw_device *hldev,
  2986. enum vxge_hw_event type, u64 vp_id)
  2987. {
  2988. struct net_device *dev = hldev->ndev;
  2989. struct vxgedev *vdev = netdev_priv(dev);
  2990. struct vxge_vpath *vpath = NULL;
  2991. int vpath_idx;
  2992. vxge_debug_entryexit(vdev->level_trace,
  2993. "%s: %s:%d", vdev->ndev->name, __func__, __LINE__);
  2994. /* Note: This event type should be used for device wide
  2995. * indications only - Serious errors, Slot freeze and critical errors
  2996. */
  2997. vdev->cric_err_event = type;
  2998. for (vpath_idx = 0; vpath_idx < vdev->no_of_vpath; vpath_idx++) {
  2999. vpath = &vdev->vpaths[vpath_idx];
  3000. if (vpath->device_id == vp_id)
  3001. break;
  3002. }
  3003. if (!test_bit(__VXGE_STATE_RESET_CARD, &vdev->state)) {
  3004. if (type == VXGE_HW_EVENT_SLOT_FREEZE) {
  3005. vxge_debug_init(VXGE_ERR,
  3006. "%s: Slot is frozen", vdev->ndev->name);
  3007. } else if (type == VXGE_HW_EVENT_SERR) {
  3008. vxge_debug_init(VXGE_ERR,
  3009. "%s: Encountered Serious Error",
  3010. vdev->ndev->name);
  3011. } else if (type == VXGE_HW_EVENT_CRITICAL_ERR)
  3012. vxge_debug_init(VXGE_ERR,
  3013. "%s: Encountered Critical Error",
  3014. vdev->ndev->name);
  3015. }
  3016. if ((type == VXGE_HW_EVENT_SERR) ||
  3017. (type == VXGE_HW_EVENT_SLOT_FREEZE)) {
  3018. if (unlikely(vdev->exec_mode))
  3019. clear_bit(__VXGE_STATE_CARD_UP, &vdev->state);
  3020. } else if (type == VXGE_HW_EVENT_CRITICAL_ERR) {
  3021. vxge_hw_device_mask_all(hldev);
  3022. if (unlikely(vdev->exec_mode))
  3023. clear_bit(__VXGE_STATE_CARD_UP, &vdev->state);
  3024. } else if ((type == VXGE_HW_EVENT_FIFO_ERR) ||
  3025. (type == VXGE_HW_EVENT_VPATH_ERR)) {
  3026. if (unlikely(vdev->exec_mode))
  3027. clear_bit(__VXGE_STATE_CARD_UP, &vdev->state);
  3028. else {
  3029. /* check if this vpath is already set for reset */
  3030. if (!test_and_set_bit(vpath_idx, &vdev->vp_reset)) {
  3031. /* disable interrupts for this vpath */
  3032. vxge_vpath_intr_disable(vdev, vpath_idx);
  3033. /* stop the queue for this vpath */
  3034. netif_tx_stop_queue(vpath->fifo.txq);
  3035. }
  3036. }
  3037. }
  3038. vxge_debug_entryexit(vdev->level_trace,
  3039. "%s: %s:%d Exiting...",
  3040. vdev->ndev->name, __func__, __LINE__);
  3041. }
  3042. static void verify_bandwidth(void)
  3043. {
  3044. int i, band_width, total = 0, equal_priority = 0;
  3045. /* 1. If user enters 0 for some fifo, give equal priority to all */
  3046. for (i = 0; i < VXGE_HW_MAX_VIRTUAL_PATHS; i++) {
  3047. if (bw_percentage[i] == 0) {
  3048. equal_priority = 1;
  3049. break;
  3050. }
  3051. }
  3052. if (!equal_priority) {
  3053. /* 2. If sum exceeds 100, give equal priority to all */
  3054. for (i = 0; i < VXGE_HW_MAX_VIRTUAL_PATHS; i++) {
  3055. if (bw_percentage[i] == 0xFF)
  3056. break;
  3057. total += bw_percentage[i];
  3058. if (total > VXGE_HW_VPATH_BANDWIDTH_MAX) {
  3059. equal_priority = 1;
  3060. break;
  3061. }
  3062. }
  3063. }
  3064. if (!equal_priority) {
  3065. /* Is all the bandwidth consumed? */
  3066. if (total < VXGE_HW_VPATH_BANDWIDTH_MAX) {
  3067. if (i < VXGE_HW_MAX_VIRTUAL_PATHS) {
  3068. /* Split rest of bw equally among next VPs*/
  3069. band_width =
  3070. (VXGE_HW_VPATH_BANDWIDTH_MAX - total) /
  3071. (VXGE_HW_MAX_VIRTUAL_PATHS - i);
  3072. if (band_width < 2) /* min of 2% */
  3073. equal_priority = 1;
  3074. else {
  3075. for (; i < VXGE_HW_MAX_VIRTUAL_PATHS;
  3076. i++)
  3077. bw_percentage[i] =
  3078. band_width;
  3079. }
  3080. }
  3081. } else if (i < VXGE_HW_MAX_VIRTUAL_PATHS)
  3082. equal_priority = 1;
  3083. }
  3084. if (equal_priority) {
  3085. vxge_debug_init(VXGE_ERR,
  3086. "%s: Assigning equal bandwidth to all the vpaths",
  3087. VXGE_DRIVER_NAME);
  3088. bw_percentage[0] = VXGE_HW_VPATH_BANDWIDTH_MAX /
  3089. VXGE_HW_MAX_VIRTUAL_PATHS;
  3090. for (i = 1; i < VXGE_HW_MAX_VIRTUAL_PATHS; i++)
  3091. bw_percentage[i] = bw_percentage[0];
  3092. }
  3093. }
  3094. /*
  3095. * Vpath configuration
  3096. */
  3097. static int vxge_config_vpaths(struct vxge_hw_device_config *device_config,
  3098. u64 vpath_mask, struct vxge_config *config_param)
  3099. {
  3100. int i, no_of_vpaths = 0, default_no_vpath = 0, temp;
  3101. u32 txdl_size, txdl_per_memblock;
  3102. temp = driver_config->vpath_per_dev;
  3103. if ((driver_config->vpath_per_dev == VXGE_USE_DEFAULT) &&
  3104. (max_config_dev == VXGE_MAX_CONFIG_DEV)) {
  3105. /* No more CPU. Return vpath number as zero.*/
  3106. if (driver_config->g_no_cpus == -1)
  3107. return 0;
  3108. if (!driver_config->g_no_cpus)
  3109. driver_config->g_no_cpus =
  3110. netif_get_num_default_rss_queues();
  3111. driver_config->vpath_per_dev = driver_config->g_no_cpus >> 1;
  3112. if (!driver_config->vpath_per_dev)
  3113. driver_config->vpath_per_dev = 1;
  3114. for (i = 0; i < VXGE_HW_MAX_VIRTUAL_PATHS; i++)
  3115. if (!vxge_bVALn(vpath_mask, i, 1))
  3116. continue;
  3117. else
  3118. default_no_vpath++;
  3119. if (default_no_vpath < driver_config->vpath_per_dev)
  3120. driver_config->vpath_per_dev = default_no_vpath;
  3121. driver_config->g_no_cpus = driver_config->g_no_cpus -
  3122. (driver_config->vpath_per_dev * 2);
  3123. if (driver_config->g_no_cpus <= 0)
  3124. driver_config->g_no_cpus = -1;
  3125. }
  3126. if (driver_config->vpath_per_dev == 1) {
  3127. vxge_debug_ll_config(VXGE_TRACE,
  3128. "%s: Disable tx and rx steering, "
  3129. "as single vpath is configured", VXGE_DRIVER_NAME);
  3130. config_param->rth_steering = NO_STEERING;
  3131. config_param->tx_steering_type = NO_STEERING;
  3132. device_config->rth_en = 0;
  3133. }
  3134. /* configure bandwidth */
  3135. for (i = 0; i < VXGE_HW_MAX_VIRTUAL_PATHS; i++)
  3136. device_config->vp_config[i].min_bandwidth = bw_percentage[i];
  3137. for (i = 0; i < VXGE_HW_MAX_VIRTUAL_PATHS; i++) {
  3138. device_config->vp_config[i].vp_id = i;
  3139. device_config->vp_config[i].mtu = VXGE_HW_DEFAULT_MTU;
  3140. if (no_of_vpaths < driver_config->vpath_per_dev) {
  3141. if (!vxge_bVALn(vpath_mask, i, 1)) {
  3142. vxge_debug_ll_config(VXGE_TRACE,
  3143. "%s: vpath: %d is not available",
  3144. VXGE_DRIVER_NAME, i);
  3145. continue;
  3146. } else {
  3147. vxge_debug_ll_config(VXGE_TRACE,
  3148. "%s: vpath: %d available",
  3149. VXGE_DRIVER_NAME, i);
  3150. no_of_vpaths++;
  3151. }
  3152. } else {
  3153. vxge_debug_ll_config(VXGE_TRACE,
  3154. "%s: vpath: %d is not configured, "
  3155. "max_config_vpath exceeded",
  3156. VXGE_DRIVER_NAME, i);
  3157. break;
  3158. }
  3159. /* Configure Tx fifo's */
  3160. device_config->vp_config[i].fifo.enable =
  3161. VXGE_HW_FIFO_ENABLE;
  3162. device_config->vp_config[i].fifo.max_frags =
  3163. MAX_SKB_FRAGS + 1;
  3164. device_config->vp_config[i].fifo.memblock_size =
  3165. VXGE_HW_MIN_FIFO_MEMBLOCK_SIZE;
  3166. txdl_size = device_config->vp_config[i].fifo.max_frags *
  3167. sizeof(struct vxge_hw_fifo_txd);
  3168. txdl_per_memblock = VXGE_HW_MIN_FIFO_MEMBLOCK_SIZE / txdl_size;
  3169. device_config->vp_config[i].fifo.fifo_blocks =
  3170. ((VXGE_DEF_FIFO_LENGTH - 1) / txdl_per_memblock) + 1;
  3171. device_config->vp_config[i].fifo.intr =
  3172. VXGE_HW_FIFO_QUEUE_INTR_DISABLE;
  3173. /* Configure tti properties */
  3174. device_config->vp_config[i].tti.intr_enable =
  3175. VXGE_HW_TIM_INTR_ENABLE;
  3176. device_config->vp_config[i].tti.btimer_val =
  3177. (VXGE_TTI_BTIMER_VAL * 1000) / 272;
  3178. device_config->vp_config[i].tti.timer_ac_en =
  3179. VXGE_HW_TIM_TIMER_AC_ENABLE;
  3180. /* For msi-x with napi (each vector has a handler of its own) -
  3181. * Set CI to OFF for all vpaths
  3182. */
  3183. device_config->vp_config[i].tti.timer_ci_en =
  3184. VXGE_HW_TIM_TIMER_CI_DISABLE;
  3185. device_config->vp_config[i].tti.timer_ri_en =
  3186. VXGE_HW_TIM_TIMER_RI_DISABLE;
  3187. device_config->vp_config[i].tti.util_sel =
  3188. VXGE_HW_TIM_UTIL_SEL_LEGACY_TX_NET_UTIL;
  3189. device_config->vp_config[i].tti.ltimer_val =
  3190. (VXGE_TTI_LTIMER_VAL * 1000) / 272;
  3191. device_config->vp_config[i].tti.rtimer_val =
  3192. (VXGE_TTI_RTIMER_VAL * 1000) / 272;
  3193. device_config->vp_config[i].tti.urange_a = TTI_TX_URANGE_A;
  3194. device_config->vp_config[i].tti.urange_b = TTI_TX_URANGE_B;
  3195. device_config->vp_config[i].tti.urange_c = TTI_TX_URANGE_C;
  3196. device_config->vp_config[i].tti.uec_a = TTI_TX_UFC_A;
  3197. device_config->vp_config[i].tti.uec_b = TTI_TX_UFC_B;
  3198. device_config->vp_config[i].tti.uec_c = TTI_TX_UFC_C;
  3199. device_config->vp_config[i].tti.uec_d = TTI_TX_UFC_D;
  3200. /* Configure Rx rings */
  3201. device_config->vp_config[i].ring.enable =
  3202. VXGE_HW_RING_ENABLE;
  3203. device_config->vp_config[i].ring.ring_blocks =
  3204. VXGE_HW_DEF_RING_BLOCKS;
  3205. device_config->vp_config[i].ring.buffer_mode =
  3206. VXGE_HW_RING_RXD_BUFFER_MODE_1;
  3207. device_config->vp_config[i].ring.rxds_limit =
  3208. VXGE_HW_DEF_RING_RXDS_LIMIT;
  3209. device_config->vp_config[i].ring.scatter_mode =
  3210. VXGE_HW_RING_SCATTER_MODE_A;
  3211. /* Configure rti properties */
  3212. device_config->vp_config[i].rti.intr_enable =
  3213. VXGE_HW_TIM_INTR_ENABLE;
  3214. device_config->vp_config[i].rti.btimer_val =
  3215. (VXGE_RTI_BTIMER_VAL * 1000)/272;
  3216. device_config->vp_config[i].rti.timer_ac_en =
  3217. VXGE_HW_TIM_TIMER_AC_ENABLE;
  3218. device_config->vp_config[i].rti.timer_ci_en =
  3219. VXGE_HW_TIM_TIMER_CI_DISABLE;
  3220. device_config->vp_config[i].rti.timer_ri_en =
  3221. VXGE_HW_TIM_TIMER_RI_DISABLE;
  3222. device_config->vp_config[i].rti.util_sel =
  3223. VXGE_HW_TIM_UTIL_SEL_LEGACY_RX_NET_UTIL;
  3224. device_config->vp_config[i].rti.urange_a =
  3225. RTI_RX_URANGE_A;
  3226. device_config->vp_config[i].rti.urange_b =
  3227. RTI_RX_URANGE_B;
  3228. device_config->vp_config[i].rti.urange_c =
  3229. RTI_RX_URANGE_C;
  3230. device_config->vp_config[i].rti.uec_a = RTI_RX_UFC_A;
  3231. device_config->vp_config[i].rti.uec_b = RTI_RX_UFC_B;
  3232. device_config->vp_config[i].rti.uec_c = RTI_RX_UFC_C;
  3233. device_config->vp_config[i].rti.uec_d = RTI_RX_UFC_D;
  3234. device_config->vp_config[i].rti.rtimer_val =
  3235. (VXGE_RTI_RTIMER_VAL * 1000) / 272;
  3236. device_config->vp_config[i].rti.ltimer_val =
  3237. (VXGE_RTI_LTIMER_VAL * 1000) / 272;
  3238. device_config->vp_config[i].rpa_strip_vlan_tag =
  3239. vlan_tag_strip;
  3240. }
  3241. driver_config->vpath_per_dev = temp;
  3242. return no_of_vpaths;
  3243. }
  3244. /* initialize device configuratrions */
  3245. static void vxge_device_config_init(struct vxge_hw_device_config *device_config,
  3246. int *intr_type)
  3247. {
  3248. /* Used for CQRQ/SRQ. */
  3249. device_config->dma_blockpool_initial =
  3250. VXGE_HW_INITIAL_DMA_BLOCK_POOL_SIZE;
  3251. device_config->dma_blockpool_max =
  3252. VXGE_HW_MAX_DMA_BLOCK_POOL_SIZE;
  3253. if (max_mac_vpath > VXGE_MAX_MAC_ADDR_COUNT)
  3254. max_mac_vpath = VXGE_MAX_MAC_ADDR_COUNT;
  3255. #ifndef CONFIG_PCI_MSI
  3256. vxge_debug_init(VXGE_ERR,
  3257. "%s: This Kernel does not support "
  3258. "MSI-X. Defaulting to INTA", VXGE_DRIVER_NAME);
  3259. *intr_type = INTA;
  3260. #endif
  3261. /* Configure whether MSI-X or IRQL. */
  3262. switch (*intr_type) {
  3263. case INTA:
  3264. device_config->intr_mode = VXGE_HW_INTR_MODE_IRQLINE;
  3265. break;
  3266. case MSI_X:
  3267. device_config->intr_mode = VXGE_HW_INTR_MODE_MSIX_ONE_SHOT;
  3268. break;
  3269. }
  3270. /* Timer period between device poll */
  3271. device_config->device_poll_millis = VXGE_TIMER_DELAY;
  3272. /* Configure mac based steering. */
  3273. device_config->rts_mac_en = addr_learn_en;
  3274. /* Configure Vpaths */
  3275. device_config->rth_it_type = VXGE_HW_RTH_IT_TYPE_MULTI_IT;
  3276. vxge_debug_ll_config(VXGE_TRACE, "%s : Device Config Params ",
  3277. __func__);
  3278. vxge_debug_ll_config(VXGE_TRACE, "intr_mode : %d",
  3279. device_config->intr_mode);
  3280. vxge_debug_ll_config(VXGE_TRACE, "device_poll_millis : %d",
  3281. device_config->device_poll_millis);
  3282. vxge_debug_ll_config(VXGE_TRACE, "rth_en : %d",
  3283. device_config->rth_en);
  3284. vxge_debug_ll_config(VXGE_TRACE, "rth_it_type : %d",
  3285. device_config->rth_it_type);
  3286. }
  3287. static void vxge_print_parm(struct vxgedev *vdev, u64 vpath_mask)
  3288. {
  3289. int i;
  3290. vxge_debug_init(VXGE_TRACE,
  3291. "%s: %d Vpath(s) opened",
  3292. vdev->ndev->name, vdev->no_of_vpath);
  3293. switch (vdev->config.intr_type) {
  3294. case INTA:
  3295. vxge_debug_init(VXGE_TRACE,
  3296. "%s: Interrupt type INTA", vdev->ndev->name);
  3297. break;
  3298. case MSI_X:
  3299. vxge_debug_init(VXGE_TRACE,
  3300. "%s: Interrupt type MSI-X", vdev->ndev->name);
  3301. break;
  3302. }
  3303. if (vdev->config.rth_steering) {
  3304. vxge_debug_init(VXGE_TRACE,
  3305. "%s: RTH steering enabled for TCP_IPV4",
  3306. vdev->ndev->name);
  3307. } else {
  3308. vxge_debug_init(VXGE_TRACE,
  3309. "%s: RTH steering disabled", vdev->ndev->name);
  3310. }
  3311. switch (vdev->config.tx_steering_type) {
  3312. case NO_STEERING:
  3313. vxge_debug_init(VXGE_TRACE,
  3314. "%s: Tx steering disabled", vdev->ndev->name);
  3315. break;
  3316. case TX_PRIORITY_STEERING:
  3317. vxge_debug_init(VXGE_TRACE,
  3318. "%s: Unsupported tx steering option",
  3319. vdev->ndev->name);
  3320. vxge_debug_init(VXGE_TRACE,
  3321. "%s: Tx steering disabled", vdev->ndev->name);
  3322. vdev->config.tx_steering_type = 0;
  3323. break;
  3324. case TX_VLAN_STEERING:
  3325. vxge_debug_init(VXGE_TRACE,
  3326. "%s: Unsupported tx steering option",
  3327. vdev->ndev->name);
  3328. vxge_debug_init(VXGE_TRACE,
  3329. "%s: Tx steering disabled", vdev->ndev->name);
  3330. vdev->config.tx_steering_type = 0;
  3331. break;
  3332. case TX_MULTIQ_STEERING:
  3333. vxge_debug_init(VXGE_TRACE,
  3334. "%s: Tx multiqueue steering enabled",
  3335. vdev->ndev->name);
  3336. break;
  3337. case TX_PORT_STEERING:
  3338. vxge_debug_init(VXGE_TRACE,
  3339. "%s: Tx port steering enabled",
  3340. vdev->ndev->name);
  3341. break;
  3342. default:
  3343. vxge_debug_init(VXGE_ERR,
  3344. "%s: Unsupported tx steering type",
  3345. vdev->ndev->name);
  3346. vxge_debug_init(VXGE_TRACE,
  3347. "%s: Tx steering disabled", vdev->ndev->name);
  3348. vdev->config.tx_steering_type = 0;
  3349. }
  3350. if (vdev->config.addr_learn_en)
  3351. vxge_debug_init(VXGE_TRACE,
  3352. "%s: MAC Address learning enabled", vdev->ndev->name);
  3353. for (i = 0; i < VXGE_HW_MAX_VIRTUAL_PATHS; i++) {
  3354. if (!vxge_bVALn(vpath_mask, i, 1))
  3355. continue;
  3356. vxge_debug_ll_config(VXGE_TRACE,
  3357. "%s: MTU size - %d", vdev->ndev->name,
  3358. ((vdev->devh))->
  3359. config.vp_config[i].mtu);
  3360. vxge_debug_init(VXGE_TRACE,
  3361. "%s: VLAN tag stripping %s", vdev->ndev->name,
  3362. ((vdev->devh))->
  3363. config.vp_config[i].rpa_strip_vlan_tag
  3364. ? "Enabled" : "Disabled");
  3365. vxge_debug_ll_config(VXGE_TRACE,
  3366. "%s: Max frags : %d", vdev->ndev->name,
  3367. ((vdev->devh))->
  3368. config.vp_config[i].fifo.max_frags);
  3369. break;
  3370. }
  3371. }
  3372. #ifdef CONFIG_PM
  3373. /**
  3374. * vxge_pm_suspend - vxge power management suspend entry point
  3375. *
  3376. */
  3377. static int vxge_pm_suspend(struct pci_dev *pdev, pm_message_t state)
  3378. {
  3379. return -ENOSYS;
  3380. }
  3381. /**
  3382. * vxge_pm_resume - vxge power management resume entry point
  3383. *
  3384. */
  3385. static int vxge_pm_resume(struct pci_dev *pdev)
  3386. {
  3387. return -ENOSYS;
  3388. }
  3389. #endif
  3390. /**
  3391. * vxge_io_error_detected - called when PCI error is detected
  3392. * @pdev: Pointer to PCI device
  3393. * @state: The current pci connection state
  3394. *
  3395. * This function is called after a PCI bus error affecting
  3396. * this device has been detected.
  3397. */
  3398. static pci_ers_result_t vxge_io_error_detected(struct pci_dev *pdev,
  3399. pci_channel_state_t state)
  3400. {
  3401. struct __vxge_hw_device *hldev = pci_get_drvdata(pdev);
  3402. struct net_device *netdev = hldev->ndev;
  3403. netif_device_detach(netdev);
  3404. if (state == pci_channel_io_perm_failure)
  3405. return PCI_ERS_RESULT_DISCONNECT;
  3406. if (netif_running(netdev)) {
  3407. /* Bring down the card, while avoiding PCI I/O */
  3408. do_vxge_close(netdev, 0);
  3409. }
  3410. pci_disable_device(pdev);
  3411. return PCI_ERS_RESULT_NEED_RESET;
  3412. }
  3413. /**
  3414. * vxge_io_slot_reset - called after the pci bus has been reset.
  3415. * @pdev: Pointer to PCI device
  3416. *
  3417. * Restart the card from scratch, as if from a cold-boot.
  3418. * At this point, the card has exprienced a hard reset,
  3419. * followed by fixups by BIOS, and has its config space
  3420. * set up identically to what it was at cold boot.
  3421. */
  3422. static pci_ers_result_t vxge_io_slot_reset(struct pci_dev *pdev)
  3423. {
  3424. struct __vxge_hw_device *hldev = pci_get_drvdata(pdev);
  3425. struct net_device *netdev = hldev->ndev;
  3426. struct vxgedev *vdev = netdev_priv(netdev);
  3427. if (pci_enable_device(pdev)) {
  3428. netdev_err(netdev, "Cannot re-enable device after reset\n");
  3429. return PCI_ERS_RESULT_DISCONNECT;
  3430. }
  3431. pci_set_master(pdev);
  3432. do_vxge_reset(vdev, VXGE_LL_FULL_RESET);
  3433. return PCI_ERS_RESULT_RECOVERED;
  3434. }
  3435. /**
  3436. * vxge_io_resume - called when traffic can start flowing again.
  3437. * @pdev: Pointer to PCI device
  3438. *
  3439. * This callback is called when the error recovery driver tells
  3440. * us that its OK to resume normal operation.
  3441. */
  3442. static void vxge_io_resume(struct pci_dev *pdev)
  3443. {
  3444. struct __vxge_hw_device *hldev = pci_get_drvdata(pdev);
  3445. struct net_device *netdev = hldev->ndev;
  3446. if (netif_running(netdev)) {
  3447. if (vxge_open(netdev)) {
  3448. netdev_err(netdev,
  3449. "Can't bring device back up after reset\n");
  3450. return;
  3451. }
  3452. }
  3453. netif_device_attach(netdev);
  3454. }
  3455. static inline u32 vxge_get_num_vfs(u64 function_mode)
  3456. {
  3457. u32 num_functions = 0;
  3458. switch (function_mode) {
  3459. case VXGE_HW_FUNCTION_MODE_MULTI_FUNCTION:
  3460. case VXGE_HW_FUNCTION_MODE_SRIOV_8:
  3461. num_functions = 8;
  3462. break;
  3463. case VXGE_HW_FUNCTION_MODE_SINGLE_FUNCTION:
  3464. num_functions = 1;
  3465. break;
  3466. case VXGE_HW_FUNCTION_MODE_SRIOV:
  3467. case VXGE_HW_FUNCTION_MODE_MRIOV:
  3468. case VXGE_HW_FUNCTION_MODE_MULTI_FUNCTION_17:
  3469. num_functions = 17;
  3470. break;
  3471. case VXGE_HW_FUNCTION_MODE_SRIOV_4:
  3472. num_functions = 4;
  3473. break;
  3474. case VXGE_HW_FUNCTION_MODE_MULTI_FUNCTION_2:
  3475. num_functions = 2;
  3476. break;
  3477. case VXGE_HW_FUNCTION_MODE_MRIOV_8:
  3478. num_functions = 8; /* TODO */
  3479. break;
  3480. }
  3481. return num_functions;
  3482. }
  3483. int vxge_fw_upgrade(struct vxgedev *vdev, char *fw_name, int override)
  3484. {
  3485. struct __vxge_hw_device *hldev = vdev->devh;
  3486. u32 maj, min, bld, cmaj, cmin, cbld;
  3487. enum vxge_hw_status status;
  3488. const struct firmware *fw;
  3489. int ret;
  3490. ret = request_firmware(&fw, fw_name, &vdev->pdev->dev);
  3491. if (ret) {
  3492. vxge_debug_init(VXGE_ERR, "%s: Firmware file '%s' not found",
  3493. VXGE_DRIVER_NAME, fw_name);
  3494. goto out;
  3495. }
  3496. /* Load the new firmware onto the adapter */
  3497. status = vxge_update_fw_image(hldev, fw->data, fw->size);
  3498. if (status != VXGE_HW_OK) {
  3499. vxge_debug_init(VXGE_ERR,
  3500. "%s: FW image download to adapter failed '%s'.",
  3501. VXGE_DRIVER_NAME, fw_name);
  3502. ret = -EIO;
  3503. goto out;
  3504. }
  3505. /* Read the version of the new firmware */
  3506. status = vxge_hw_upgrade_read_version(hldev, &maj, &min, &bld);
  3507. if (status != VXGE_HW_OK) {
  3508. vxge_debug_init(VXGE_ERR,
  3509. "%s: Upgrade read version failed '%s'.",
  3510. VXGE_DRIVER_NAME, fw_name);
  3511. ret = -EIO;
  3512. goto out;
  3513. }
  3514. cmaj = vdev->config.device_hw_info.fw_version.major;
  3515. cmin = vdev->config.device_hw_info.fw_version.minor;
  3516. cbld = vdev->config.device_hw_info.fw_version.build;
  3517. /* It's possible the version in /lib/firmware is not the latest version.
  3518. * If so, we could get into a loop of trying to upgrade to the latest
  3519. * and flashing the older version.
  3520. */
  3521. if (VXGE_FW_VER(maj, min, bld) == VXGE_FW_VER(cmaj, cmin, cbld) &&
  3522. !override) {
  3523. ret = -EINVAL;
  3524. goto out;
  3525. }
  3526. printk(KERN_NOTICE "Upgrade to firmware version %d.%d.%d commencing\n",
  3527. maj, min, bld);
  3528. /* Flash the adapter with the new firmware */
  3529. status = vxge_hw_flash_fw(hldev);
  3530. if (status != VXGE_HW_OK) {
  3531. vxge_debug_init(VXGE_ERR, "%s: Upgrade commit failed '%s'.",
  3532. VXGE_DRIVER_NAME, fw_name);
  3533. ret = -EIO;
  3534. goto out;
  3535. }
  3536. printk(KERN_NOTICE "Upgrade of firmware successful! Adapter must be "
  3537. "hard reset before using, thus requiring a system reboot or a "
  3538. "hotplug event.\n");
  3539. out:
  3540. release_firmware(fw);
  3541. return ret;
  3542. }
  3543. static int vxge_probe_fw_update(struct vxgedev *vdev)
  3544. {
  3545. u32 maj, min, bld;
  3546. int ret, gpxe = 0;
  3547. char *fw_name;
  3548. maj = vdev->config.device_hw_info.fw_version.major;
  3549. min = vdev->config.device_hw_info.fw_version.minor;
  3550. bld = vdev->config.device_hw_info.fw_version.build;
  3551. if (VXGE_FW_VER(maj, min, bld) == VXGE_CERT_FW_VER)
  3552. return 0;
  3553. /* Ignore the build number when determining if the current firmware is
  3554. * "too new" to load the driver
  3555. */
  3556. if (VXGE_FW_VER(maj, min, 0) > VXGE_CERT_FW_VER) {
  3557. vxge_debug_init(VXGE_ERR, "%s: Firmware newer than last known "
  3558. "version, unable to load driver\n",
  3559. VXGE_DRIVER_NAME);
  3560. return -EINVAL;
  3561. }
  3562. /* Firmware 1.4.4 and older cannot be upgraded, and is too ancient to
  3563. * work with this driver.
  3564. */
  3565. if (VXGE_FW_VER(maj, min, bld) <= VXGE_FW_DEAD_VER) {
  3566. vxge_debug_init(VXGE_ERR, "%s: Firmware %d.%d.%d cannot be "
  3567. "upgraded\n", VXGE_DRIVER_NAME, maj, min, bld);
  3568. return -EINVAL;
  3569. }
  3570. /* If file not specified, determine gPXE or not */
  3571. if (VXGE_FW_VER(maj, min, bld) >= VXGE_EPROM_FW_VER) {
  3572. int i;
  3573. for (i = 0; i < VXGE_HW_MAX_ROM_IMAGES; i++)
  3574. if (vdev->devh->eprom_versions[i]) {
  3575. gpxe = 1;
  3576. break;
  3577. }
  3578. }
  3579. if (gpxe)
  3580. fw_name = "vxge/X3fw-pxe.ncf";
  3581. else
  3582. fw_name = "vxge/X3fw.ncf";
  3583. ret = vxge_fw_upgrade(vdev, fw_name, 0);
  3584. /* -EINVAL and -ENOENT are not fatal errors for flashing firmware on
  3585. * probe, so ignore them
  3586. */
  3587. if (ret != -EINVAL && ret != -ENOENT)
  3588. return -EIO;
  3589. else
  3590. ret = 0;
  3591. if (VXGE_FW_VER(VXGE_CERT_FW_VER_MAJOR, VXGE_CERT_FW_VER_MINOR, 0) >
  3592. VXGE_FW_VER(maj, min, 0)) {
  3593. vxge_debug_init(VXGE_ERR, "%s: Firmware %d.%d.%d is too old to"
  3594. " be used with this driver.",
  3595. VXGE_DRIVER_NAME, maj, min, bld);
  3596. return -EINVAL;
  3597. }
  3598. return ret;
  3599. }
  3600. static int is_sriov_initialized(struct pci_dev *pdev)
  3601. {
  3602. int pos;
  3603. u16 ctrl;
  3604. pos = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_SRIOV);
  3605. if (pos) {
  3606. pci_read_config_word(pdev, pos + PCI_SRIOV_CTRL, &ctrl);
  3607. if (ctrl & PCI_SRIOV_CTRL_VFE)
  3608. return 1;
  3609. }
  3610. return 0;
  3611. }
  3612. static const struct vxge_hw_uld_cbs vxge_callbacks = {
  3613. .link_up = vxge_callback_link_up,
  3614. .link_down = vxge_callback_link_down,
  3615. .crit_err = vxge_callback_crit_err,
  3616. };
  3617. /**
  3618. * vxge_probe
  3619. * @pdev : structure containing the PCI related information of the device.
  3620. * @pre: List of PCI devices supported by the driver listed in vxge_id_table.
  3621. * Description:
  3622. * This function is called when a new PCI device gets detected and initializes
  3623. * it.
  3624. * Return value:
  3625. * returns 0 on success and negative on failure.
  3626. *
  3627. */
  3628. static int
  3629. vxge_probe(struct pci_dev *pdev, const struct pci_device_id *pre)
  3630. {
  3631. struct __vxge_hw_device *hldev;
  3632. enum vxge_hw_status status;
  3633. int ret;
  3634. int high_dma = 0;
  3635. u64 vpath_mask = 0;
  3636. struct vxgedev *vdev;
  3637. struct vxge_config *ll_config = NULL;
  3638. struct vxge_hw_device_config *device_config = NULL;
  3639. struct vxge_hw_device_attr attr;
  3640. int i, j, no_of_vpath = 0, max_vpath_supported = 0;
  3641. u8 *macaddr;
  3642. struct vxge_mac_addrs *entry;
  3643. static int bus = -1, device = -1;
  3644. u32 host_type;
  3645. u8 new_device = 0;
  3646. enum vxge_hw_status is_privileged;
  3647. u32 function_mode;
  3648. u32 num_vfs = 0;
  3649. vxge_debug_entryexit(VXGE_TRACE, "%s:%d", __func__, __LINE__);
  3650. attr.pdev = pdev;
  3651. /* In SRIOV-17 mode, functions of the same adapter
  3652. * can be deployed on different buses
  3653. */
  3654. if (((bus != pdev->bus->number) || (device != PCI_SLOT(pdev->devfn))) &&
  3655. !pdev->is_virtfn)
  3656. new_device = 1;
  3657. bus = pdev->bus->number;
  3658. device = PCI_SLOT(pdev->devfn);
  3659. if (new_device) {
  3660. if (driver_config->config_dev_cnt &&
  3661. (driver_config->config_dev_cnt !=
  3662. driver_config->total_dev_cnt))
  3663. vxge_debug_init(VXGE_ERR,
  3664. "%s: Configured %d of %d devices",
  3665. VXGE_DRIVER_NAME,
  3666. driver_config->config_dev_cnt,
  3667. driver_config->total_dev_cnt);
  3668. driver_config->config_dev_cnt = 0;
  3669. driver_config->total_dev_cnt = 0;
  3670. }
  3671. /* Now making the CPU based no of vpath calculation
  3672. * applicable for individual functions as well.
  3673. */
  3674. driver_config->g_no_cpus = 0;
  3675. driver_config->vpath_per_dev = max_config_vpath;
  3676. driver_config->total_dev_cnt++;
  3677. if (++driver_config->config_dev_cnt > max_config_dev) {
  3678. ret = 0;
  3679. goto _exit0;
  3680. }
  3681. device_config = kzalloc(sizeof(struct vxge_hw_device_config),
  3682. GFP_KERNEL);
  3683. if (!device_config) {
  3684. ret = -ENOMEM;
  3685. vxge_debug_init(VXGE_ERR,
  3686. "device_config : malloc failed %s %d",
  3687. __FILE__, __LINE__);
  3688. goto _exit0;
  3689. }
  3690. ll_config = kzalloc(sizeof(struct vxge_config), GFP_KERNEL);
  3691. if (!ll_config) {
  3692. ret = -ENOMEM;
  3693. vxge_debug_init(VXGE_ERR,
  3694. "device_config : malloc failed %s %d",
  3695. __FILE__, __LINE__);
  3696. goto _exit0;
  3697. }
  3698. ll_config->tx_steering_type = TX_MULTIQ_STEERING;
  3699. ll_config->intr_type = MSI_X;
  3700. ll_config->napi_weight = NEW_NAPI_WEIGHT;
  3701. ll_config->rth_steering = RTH_STEERING;
  3702. /* get the default configuration parameters */
  3703. vxge_hw_device_config_default_get(device_config);
  3704. /* initialize configuration parameters */
  3705. vxge_device_config_init(device_config, &ll_config->intr_type);
  3706. ret = pci_enable_device(pdev);
  3707. if (ret) {
  3708. vxge_debug_init(VXGE_ERR,
  3709. "%s : can not enable PCI device", __func__);
  3710. goto _exit0;
  3711. }
  3712. if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(64))) {
  3713. vxge_debug_ll_config(VXGE_TRACE,
  3714. "%s : using 64bit DMA", __func__);
  3715. high_dma = 1;
  3716. if (pci_set_consistent_dma_mask(pdev,
  3717. DMA_BIT_MASK(64))) {
  3718. vxge_debug_init(VXGE_ERR,
  3719. "%s : unable to obtain 64bit DMA for "
  3720. "consistent allocations", __func__);
  3721. ret = -ENOMEM;
  3722. goto _exit1;
  3723. }
  3724. } else if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(32))) {
  3725. vxge_debug_ll_config(VXGE_TRACE,
  3726. "%s : using 32bit DMA", __func__);
  3727. } else {
  3728. ret = -ENOMEM;
  3729. goto _exit1;
  3730. }
  3731. ret = pci_request_region(pdev, 0, VXGE_DRIVER_NAME);
  3732. if (ret) {
  3733. vxge_debug_init(VXGE_ERR,
  3734. "%s : request regions failed", __func__);
  3735. goto _exit1;
  3736. }
  3737. pci_set_master(pdev);
  3738. attr.bar0 = pci_ioremap_bar(pdev, 0);
  3739. if (!attr.bar0) {
  3740. vxge_debug_init(VXGE_ERR,
  3741. "%s : cannot remap io memory bar0", __func__);
  3742. ret = -ENODEV;
  3743. goto _exit2;
  3744. }
  3745. vxge_debug_ll_config(VXGE_TRACE,
  3746. "pci ioremap bar0: %p:0x%llx",
  3747. attr.bar0,
  3748. (unsigned long long)pci_resource_start(pdev, 0));
  3749. status = vxge_hw_device_hw_info_get(attr.bar0,
  3750. &ll_config->device_hw_info);
  3751. if (status != VXGE_HW_OK) {
  3752. vxge_debug_init(VXGE_ERR,
  3753. "%s: Reading of hardware info failed."
  3754. "Please try upgrading the firmware.", VXGE_DRIVER_NAME);
  3755. ret = -EINVAL;
  3756. goto _exit3;
  3757. }
  3758. vpath_mask = ll_config->device_hw_info.vpath_mask;
  3759. if (vpath_mask == 0) {
  3760. vxge_debug_ll_config(VXGE_TRACE,
  3761. "%s: No vpaths available in device", VXGE_DRIVER_NAME);
  3762. ret = -EINVAL;
  3763. goto _exit3;
  3764. }
  3765. vxge_debug_ll_config(VXGE_TRACE,
  3766. "%s:%d Vpath mask = %llx", __func__, __LINE__,
  3767. (unsigned long long)vpath_mask);
  3768. function_mode = ll_config->device_hw_info.function_mode;
  3769. host_type = ll_config->device_hw_info.host_type;
  3770. is_privileged = __vxge_hw_device_is_privilaged(host_type,
  3771. ll_config->device_hw_info.func_id);
  3772. /* Check how many vpaths are available */
  3773. for (i = 0; i < VXGE_HW_MAX_VIRTUAL_PATHS; i++) {
  3774. if (!((vpath_mask) & vxge_mBIT(i)))
  3775. continue;
  3776. max_vpath_supported++;
  3777. }
  3778. if (new_device)
  3779. num_vfs = vxge_get_num_vfs(function_mode) - 1;
  3780. /* Enable SRIOV mode, if firmware has SRIOV support and if it is a PF */
  3781. if (is_sriov(function_mode) && !is_sriov_initialized(pdev) &&
  3782. (ll_config->intr_type != INTA)) {
  3783. ret = pci_enable_sriov(pdev, num_vfs);
  3784. if (ret)
  3785. vxge_debug_ll_config(VXGE_ERR,
  3786. "Failed in enabling SRIOV mode: %d\n", ret);
  3787. /* No need to fail out, as an error here is non-fatal */
  3788. }
  3789. /*
  3790. * Configure vpaths and get driver configured number of vpaths
  3791. * which is less than or equal to the maximum vpaths per function.
  3792. */
  3793. no_of_vpath = vxge_config_vpaths(device_config, vpath_mask, ll_config);
  3794. if (!no_of_vpath) {
  3795. vxge_debug_ll_config(VXGE_ERR,
  3796. "%s: No more vpaths to configure", VXGE_DRIVER_NAME);
  3797. ret = 0;
  3798. goto _exit3;
  3799. }
  3800. /* Setting driver callbacks */
  3801. attr.uld_callbacks = &vxge_callbacks;
  3802. status = vxge_hw_device_initialize(&hldev, &attr, device_config);
  3803. if (status != VXGE_HW_OK) {
  3804. vxge_debug_init(VXGE_ERR,
  3805. "Failed to initialize device (%d)", status);
  3806. ret = -EINVAL;
  3807. goto _exit3;
  3808. }
  3809. if (VXGE_FW_VER(ll_config->device_hw_info.fw_version.major,
  3810. ll_config->device_hw_info.fw_version.minor,
  3811. ll_config->device_hw_info.fw_version.build) >=
  3812. VXGE_EPROM_FW_VER) {
  3813. struct eprom_image img[VXGE_HW_MAX_ROM_IMAGES];
  3814. status = vxge_hw_vpath_eprom_img_ver_get(hldev, img);
  3815. if (status != VXGE_HW_OK) {
  3816. vxge_debug_init(VXGE_ERR, "%s: Reading of EPROM failed",
  3817. VXGE_DRIVER_NAME);
  3818. /* This is a non-fatal error, continue */
  3819. }
  3820. for (i = 0; i < VXGE_HW_MAX_ROM_IMAGES; i++) {
  3821. hldev->eprom_versions[i] = img[i].version;
  3822. if (!img[i].is_valid)
  3823. break;
  3824. vxge_debug_init(VXGE_TRACE, "%s: EPROM %d, version "
  3825. "%d.%d.%d.%d", VXGE_DRIVER_NAME, i,
  3826. VXGE_EPROM_IMG_MAJOR(img[i].version),
  3827. VXGE_EPROM_IMG_MINOR(img[i].version),
  3828. VXGE_EPROM_IMG_FIX(img[i].version),
  3829. VXGE_EPROM_IMG_BUILD(img[i].version));
  3830. }
  3831. }
  3832. /* if FCS stripping is not disabled in MAC fail driver load */
  3833. status = vxge_hw_vpath_strip_fcs_check(hldev, vpath_mask);
  3834. if (status != VXGE_HW_OK) {
  3835. vxge_debug_init(VXGE_ERR, "%s: FCS stripping is enabled in MAC"
  3836. " failing driver load", VXGE_DRIVER_NAME);
  3837. ret = -EINVAL;
  3838. goto _exit4;
  3839. }
  3840. /* Always enable HWTS. This will always cause the FCS to be invalid,
  3841. * due to the fact that HWTS is using the FCS as the location of the
  3842. * timestamp. The HW FCS checking will still correctly determine if
  3843. * there is a valid checksum, and the FCS is being removed by the driver
  3844. * anyway. So no fucntionality is being lost. Since it is always
  3845. * enabled, we now simply use the ioctl call to set whether or not the
  3846. * driver should be paying attention to the HWTS.
  3847. */
  3848. if (is_privileged == VXGE_HW_OK) {
  3849. status = vxge_timestamp_config(hldev);
  3850. if (status != VXGE_HW_OK) {
  3851. vxge_debug_init(VXGE_ERR, "%s: HWTS enable failed",
  3852. VXGE_DRIVER_NAME);
  3853. ret = -EFAULT;
  3854. goto _exit4;
  3855. }
  3856. }
  3857. vxge_hw_device_debug_set(hldev, VXGE_ERR, VXGE_COMPONENT_LL);
  3858. /* set private device info */
  3859. pci_set_drvdata(pdev, hldev);
  3860. ll_config->fifo_indicate_max_pkts = VXGE_FIFO_INDICATE_MAX_PKTS;
  3861. ll_config->addr_learn_en = addr_learn_en;
  3862. ll_config->rth_algorithm = RTH_ALG_JENKINS;
  3863. ll_config->rth_hash_type_tcpipv4 = 1;
  3864. ll_config->rth_hash_type_ipv4 = 0;
  3865. ll_config->rth_hash_type_tcpipv6 = 0;
  3866. ll_config->rth_hash_type_ipv6 = 0;
  3867. ll_config->rth_hash_type_tcpipv6ex = 0;
  3868. ll_config->rth_hash_type_ipv6ex = 0;
  3869. ll_config->rth_bkt_sz = RTH_BUCKET_SIZE;
  3870. ll_config->tx_pause_enable = VXGE_PAUSE_CTRL_ENABLE;
  3871. ll_config->rx_pause_enable = VXGE_PAUSE_CTRL_ENABLE;
  3872. ret = vxge_device_register(hldev, ll_config, high_dma, no_of_vpath,
  3873. &vdev);
  3874. if (ret) {
  3875. ret = -EINVAL;
  3876. goto _exit4;
  3877. }
  3878. ret = vxge_probe_fw_update(vdev);
  3879. if (ret)
  3880. goto _exit5;
  3881. vxge_hw_device_debug_set(hldev, VXGE_TRACE, VXGE_COMPONENT_LL);
  3882. VXGE_COPY_DEBUG_INFO_TO_LL(vdev, vxge_hw_device_error_level_get(hldev),
  3883. vxge_hw_device_trace_level_get(hldev));
  3884. /* set private HW device info */
  3885. vdev->mtu = VXGE_HW_DEFAULT_MTU;
  3886. vdev->bar0 = attr.bar0;
  3887. vdev->max_vpath_supported = max_vpath_supported;
  3888. vdev->no_of_vpath = no_of_vpath;
  3889. /* Virtual Path count */
  3890. for (i = 0, j = 0; i < VXGE_HW_MAX_VIRTUAL_PATHS; i++) {
  3891. if (!vxge_bVALn(vpath_mask, i, 1))
  3892. continue;
  3893. if (j >= vdev->no_of_vpath)
  3894. break;
  3895. vdev->vpaths[j].is_configured = 1;
  3896. vdev->vpaths[j].device_id = i;
  3897. vdev->vpaths[j].ring.driver_id = j;
  3898. vdev->vpaths[j].vdev = vdev;
  3899. vdev->vpaths[j].max_mac_addr_cnt = max_mac_vpath;
  3900. memcpy((u8 *)vdev->vpaths[j].macaddr,
  3901. ll_config->device_hw_info.mac_addrs[i],
  3902. ETH_ALEN);
  3903. /* Initialize the mac address list header */
  3904. INIT_LIST_HEAD(&vdev->vpaths[j].mac_addr_list);
  3905. vdev->vpaths[j].mac_addr_cnt = 0;
  3906. vdev->vpaths[j].mcast_addr_cnt = 0;
  3907. j++;
  3908. }
  3909. vdev->exec_mode = VXGE_EXEC_MODE_DISABLE;
  3910. vdev->max_config_port = max_config_port;
  3911. vdev->vlan_tag_strip = vlan_tag_strip;
  3912. /* map the hashing selector table to the configured vpaths */
  3913. for (i = 0; i < vdev->no_of_vpath; i++)
  3914. vdev->vpath_selector[i] = vpath_selector[i];
  3915. macaddr = (u8 *)vdev->vpaths[0].macaddr;
  3916. ll_config->device_hw_info.serial_number[VXGE_HW_INFO_LEN - 1] = '\0';
  3917. ll_config->device_hw_info.product_desc[VXGE_HW_INFO_LEN - 1] = '\0';
  3918. ll_config->device_hw_info.part_number[VXGE_HW_INFO_LEN - 1] = '\0';
  3919. vxge_debug_init(VXGE_TRACE, "%s: SERIAL NUMBER: %s",
  3920. vdev->ndev->name, ll_config->device_hw_info.serial_number);
  3921. vxge_debug_init(VXGE_TRACE, "%s: PART NUMBER: %s",
  3922. vdev->ndev->name, ll_config->device_hw_info.part_number);
  3923. vxge_debug_init(VXGE_TRACE, "%s: Neterion %s Server Adapter",
  3924. vdev->ndev->name, ll_config->device_hw_info.product_desc);
  3925. vxge_debug_init(VXGE_TRACE, "%s: MAC ADDR: %pM",
  3926. vdev->ndev->name, macaddr);
  3927. vxge_debug_init(VXGE_TRACE, "%s: Link Width x%d",
  3928. vdev->ndev->name, vxge_hw_device_link_width_get(hldev));
  3929. vxge_debug_init(VXGE_TRACE,
  3930. "%s: Firmware version : %s Date : %s", vdev->ndev->name,
  3931. ll_config->device_hw_info.fw_version.version,
  3932. ll_config->device_hw_info.fw_date.date);
  3933. if (new_device) {
  3934. switch (ll_config->device_hw_info.function_mode) {
  3935. case VXGE_HW_FUNCTION_MODE_SINGLE_FUNCTION:
  3936. vxge_debug_init(VXGE_TRACE,
  3937. "%s: Single Function Mode Enabled", vdev->ndev->name);
  3938. break;
  3939. case VXGE_HW_FUNCTION_MODE_MULTI_FUNCTION:
  3940. vxge_debug_init(VXGE_TRACE,
  3941. "%s: Multi Function Mode Enabled", vdev->ndev->name);
  3942. break;
  3943. case VXGE_HW_FUNCTION_MODE_SRIOV:
  3944. vxge_debug_init(VXGE_TRACE,
  3945. "%s: Single Root IOV Mode Enabled", vdev->ndev->name);
  3946. break;
  3947. case VXGE_HW_FUNCTION_MODE_MRIOV:
  3948. vxge_debug_init(VXGE_TRACE,
  3949. "%s: Multi Root IOV Mode Enabled", vdev->ndev->name);
  3950. break;
  3951. }
  3952. }
  3953. vxge_print_parm(vdev, vpath_mask);
  3954. /* Store the fw version for ethttool option */
  3955. strcpy(vdev->fw_version, ll_config->device_hw_info.fw_version.version);
  3956. memcpy(vdev->ndev->dev_addr, (u8 *)vdev->vpaths[0].macaddr, ETH_ALEN);
  3957. /* Copy the station mac address to the list */
  3958. for (i = 0; i < vdev->no_of_vpath; i++) {
  3959. entry = kzalloc(sizeof(struct vxge_mac_addrs), GFP_KERNEL);
  3960. if (NULL == entry) {
  3961. vxge_debug_init(VXGE_ERR,
  3962. "%s: mac_addr_list : memory allocation failed",
  3963. vdev->ndev->name);
  3964. ret = -EPERM;
  3965. goto _exit6;
  3966. }
  3967. macaddr = (u8 *)&entry->macaddr;
  3968. memcpy(macaddr, vdev->ndev->dev_addr, ETH_ALEN);
  3969. list_add(&entry->item, &vdev->vpaths[i].mac_addr_list);
  3970. vdev->vpaths[i].mac_addr_cnt = 1;
  3971. }
  3972. kfree(device_config);
  3973. /*
  3974. * INTA is shared in multi-function mode. This is unlike the INTA
  3975. * implementation in MR mode, where each VH has its own INTA message.
  3976. * - INTA is masked (disabled) as long as at least one function sets
  3977. * its TITAN_MASK_ALL_INT.ALARM bit.
  3978. * - INTA is unmasked (enabled) when all enabled functions have cleared
  3979. * their own TITAN_MASK_ALL_INT.ALARM bit.
  3980. * The TITAN_MASK_ALL_INT ALARM & TRAFFIC bits are cleared on power up.
  3981. * Though this driver leaves the top level interrupts unmasked while
  3982. * leaving the required module interrupt bits masked on exit, there
  3983. * could be a rougue driver around that does not follow this procedure
  3984. * resulting in a failure to generate interrupts. The following code is
  3985. * present to prevent such a failure.
  3986. */
  3987. if (ll_config->device_hw_info.function_mode ==
  3988. VXGE_HW_FUNCTION_MODE_MULTI_FUNCTION)
  3989. if (vdev->config.intr_type == INTA)
  3990. vxge_hw_device_unmask_all(hldev);
  3991. vxge_debug_entryexit(VXGE_TRACE, "%s: %s:%d Exiting...",
  3992. vdev->ndev->name, __func__, __LINE__);
  3993. vxge_hw_device_debug_set(hldev, VXGE_ERR, VXGE_COMPONENT_LL);
  3994. VXGE_COPY_DEBUG_INFO_TO_LL(vdev, vxge_hw_device_error_level_get(hldev),
  3995. vxge_hw_device_trace_level_get(hldev));
  3996. kfree(ll_config);
  3997. return 0;
  3998. _exit6:
  3999. for (i = 0; i < vdev->no_of_vpath; i++)
  4000. vxge_free_mac_add_list(&vdev->vpaths[i]);
  4001. _exit5:
  4002. vxge_device_unregister(hldev);
  4003. _exit4:
  4004. vxge_hw_device_terminate(hldev);
  4005. pci_disable_sriov(pdev);
  4006. _exit3:
  4007. iounmap(attr.bar0);
  4008. _exit2:
  4009. pci_release_region(pdev, 0);
  4010. _exit1:
  4011. pci_disable_device(pdev);
  4012. _exit0:
  4013. kfree(ll_config);
  4014. kfree(device_config);
  4015. driver_config->config_dev_cnt--;
  4016. driver_config->total_dev_cnt--;
  4017. return ret;
  4018. }
  4019. /**
  4020. * vxge_rem_nic - Free the PCI device
  4021. * @pdev: structure containing the PCI related information of the device.
  4022. * Description: This function is called by the Pci subsystem to release a
  4023. * PCI device and free up all resource held up by the device.
  4024. */
  4025. static void vxge_remove(struct pci_dev *pdev)
  4026. {
  4027. struct __vxge_hw_device *hldev;
  4028. struct vxgedev *vdev;
  4029. int i;
  4030. hldev = pci_get_drvdata(pdev);
  4031. if (hldev == NULL)
  4032. return;
  4033. vdev = netdev_priv(hldev->ndev);
  4034. vxge_debug_entryexit(vdev->level_trace, "%s:%d", __func__, __LINE__);
  4035. vxge_debug_init(vdev->level_trace, "%s : removing PCI device...",
  4036. __func__);
  4037. for (i = 0; i < vdev->no_of_vpath; i++)
  4038. vxge_free_mac_add_list(&vdev->vpaths[i]);
  4039. vxge_device_unregister(hldev);
  4040. /* Do not call pci_disable_sriov here, as it will break child devices */
  4041. vxge_hw_device_terminate(hldev);
  4042. iounmap(vdev->bar0);
  4043. pci_release_region(pdev, 0);
  4044. pci_disable_device(pdev);
  4045. driver_config->config_dev_cnt--;
  4046. driver_config->total_dev_cnt--;
  4047. vxge_debug_init(vdev->level_trace, "%s:%d Device unregistered",
  4048. __func__, __LINE__);
  4049. vxge_debug_entryexit(vdev->level_trace, "%s:%d Exiting...", __func__,
  4050. __LINE__);
  4051. }
  4052. static const struct pci_error_handlers vxge_err_handler = {
  4053. .error_detected = vxge_io_error_detected,
  4054. .slot_reset = vxge_io_slot_reset,
  4055. .resume = vxge_io_resume,
  4056. };
  4057. static struct pci_driver vxge_driver = {
  4058. .name = VXGE_DRIVER_NAME,
  4059. .id_table = vxge_id_table,
  4060. .probe = vxge_probe,
  4061. .remove = vxge_remove,
  4062. #ifdef CONFIG_PM
  4063. .suspend = vxge_pm_suspend,
  4064. .resume = vxge_pm_resume,
  4065. #endif
  4066. .err_handler = &vxge_err_handler,
  4067. };
  4068. static int __init
  4069. vxge_starter(void)
  4070. {
  4071. int ret = 0;
  4072. pr_info("Copyright(c) 2002-2010 Exar Corp.\n");
  4073. pr_info("Driver version: %s\n", DRV_VERSION);
  4074. verify_bandwidth();
  4075. driver_config = kzalloc(sizeof(struct vxge_drv_config), GFP_KERNEL);
  4076. if (!driver_config)
  4077. return -ENOMEM;
  4078. ret = pci_register_driver(&vxge_driver);
  4079. if (ret) {
  4080. kfree(driver_config);
  4081. goto err;
  4082. }
  4083. if (driver_config->config_dev_cnt &&
  4084. (driver_config->config_dev_cnt != driver_config->total_dev_cnt))
  4085. vxge_debug_init(VXGE_ERR,
  4086. "%s: Configured %d of %d devices",
  4087. VXGE_DRIVER_NAME, driver_config->config_dev_cnt,
  4088. driver_config->total_dev_cnt);
  4089. err:
  4090. return ret;
  4091. }
  4092. static void __exit
  4093. vxge_closer(void)
  4094. {
  4095. pci_unregister_driver(&vxge_driver);
  4096. kfree(driver_config);
  4097. }
  4098. module_init(vxge_starter);
  4099. module_exit(vxge_closer);