pasemi_nand.c 5.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238
  1. /*
  2. * Copyright (C) 2006-2007 PA Semi, Inc
  3. *
  4. * Author: Egor Martovetsky <egor@pasemi.com>
  5. * Maintained by: Olof Johansson <olof@lixom.net>
  6. *
  7. * Driver for the PWRficient onchip NAND flash interface
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  21. */
  22. #undef DEBUG
  23. #include <linux/slab.h>
  24. #include <linux/init.h>
  25. #include <linux/module.h>
  26. #include <linux/mtd/mtd.h>
  27. #include <linux/mtd/nand.h>
  28. #include <linux/mtd/nand_ecc.h>
  29. #include <linux/of_address.h>
  30. #include <linux/of_irq.h>
  31. #include <linux/of_platform.h>
  32. #include <linux/platform_device.h>
  33. #include <linux/pci.h>
  34. #include <asm/io.h>
  35. #define LBICTRL_LPCCTL_NR 0x00004000
  36. #define CLE_PIN_CTL 15
  37. #define ALE_PIN_CTL 14
  38. static unsigned int lpcctl;
  39. static struct mtd_info *pasemi_nand_mtd;
  40. static const char driver_name[] = "pasemi-nand";
  41. static void pasemi_read_buf(struct mtd_info *mtd, u_char *buf, int len)
  42. {
  43. struct nand_chip *chip = mtd->priv;
  44. while (len > 0x800) {
  45. memcpy_fromio(buf, chip->IO_ADDR_R, 0x800);
  46. buf += 0x800;
  47. len -= 0x800;
  48. }
  49. memcpy_fromio(buf, chip->IO_ADDR_R, len);
  50. }
  51. static void pasemi_write_buf(struct mtd_info *mtd, const u_char *buf, int len)
  52. {
  53. struct nand_chip *chip = mtd->priv;
  54. while (len > 0x800) {
  55. memcpy_toio(chip->IO_ADDR_R, buf, 0x800);
  56. buf += 0x800;
  57. len -= 0x800;
  58. }
  59. memcpy_toio(chip->IO_ADDR_R, buf, len);
  60. }
  61. static void pasemi_hwcontrol(struct mtd_info *mtd, int cmd,
  62. unsigned int ctrl)
  63. {
  64. struct nand_chip *chip = mtd->priv;
  65. if (cmd == NAND_CMD_NONE)
  66. return;
  67. if (ctrl & NAND_CLE)
  68. out_8(chip->IO_ADDR_W + (1 << CLE_PIN_CTL), cmd);
  69. else
  70. out_8(chip->IO_ADDR_W + (1 << ALE_PIN_CTL), cmd);
  71. /* Push out posted writes */
  72. eieio();
  73. inl(lpcctl);
  74. }
  75. int pasemi_device_ready(struct mtd_info *mtd)
  76. {
  77. return !!(inl(lpcctl) & LBICTRL_LPCCTL_NR);
  78. }
  79. static int pasemi_nand_probe(struct platform_device *ofdev)
  80. {
  81. struct pci_dev *pdev;
  82. struct device_node *np = ofdev->dev.of_node;
  83. struct resource res;
  84. struct nand_chip *chip;
  85. int err = 0;
  86. err = of_address_to_resource(np, 0, &res);
  87. if (err)
  88. return -EINVAL;
  89. /* We only support one device at the moment */
  90. if (pasemi_nand_mtd)
  91. return -ENODEV;
  92. pr_debug("pasemi_nand at %pR\n", &res);
  93. /* Allocate memory for MTD device structure and private data */
  94. pasemi_nand_mtd = kzalloc(sizeof(struct mtd_info) +
  95. sizeof(struct nand_chip), GFP_KERNEL);
  96. if (!pasemi_nand_mtd) {
  97. printk(KERN_WARNING
  98. "Unable to allocate PASEMI NAND MTD device structure\n");
  99. err = -ENOMEM;
  100. goto out;
  101. }
  102. /* Get pointer to private data */
  103. chip = (struct nand_chip *)&pasemi_nand_mtd[1];
  104. /* Link the private data with the MTD structure */
  105. pasemi_nand_mtd->priv = chip;
  106. pasemi_nand_mtd->owner = THIS_MODULE;
  107. chip->IO_ADDR_R = of_iomap(np, 0);
  108. chip->IO_ADDR_W = chip->IO_ADDR_R;
  109. if (!chip->IO_ADDR_R) {
  110. err = -EIO;
  111. goto out_mtd;
  112. }
  113. pdev = pci_get_device(PCI_VENDOR_ID_PASEMI, 0xa008, NULL);
  114. if (!pdev) {
  115. err = -ENODEV;
  116. goto out_ior;
  117. }
  118. lpcctl = pci_resource_start(pdev, 0);
  119. pci_dev_put(pdev);
  120. if (!request_region(lpcctl, 4, driver_name)) {
  121. err = -EBUSY;
  122. goto out_ior;
  123. }
  124. chip->cmd_ctrl = pasemi_hwcontrol;
  125. chip->dev_ready = pasemi_device_ready;
  126. chip->read_buf = pasemi_read_buf;
  127. chip->write_buf = pasemi_write_buf;
  128. chip->chip_delay = 0;
  129. chip->ecc.mode = NAND_ECC_SOFT;
  130. /* Enable the following for a flash based bad block table */
  131. chip->bbt_options = NAND_BBT_USE_FLASH;
  132. /* Scan to find existence of the device */
  133. if (nand_scan(pasemi_nand_mtd, 1)) {
  134. err = -ENXIO;
  135. goto out_lpc;
  136. }
  137. if (mtd_device_register(pasemi_nand_mtd, NULL, 0)) {
  138. printk(KERN_ERR "pasemi_nand: Unable to register MTD device\n");
  139. err = -ENODEV;
  140. goto out_lpc;
  141. }
  142. printk(KERN_INFO "PA Semi NAND flash at %08llx, control at I/O %x\n",
  143. res.start, lpcctl);
  144. return 0;
  145. out_lpc:
  146. release_region(lpcctl, 4);
  147. out_ior:
  148. iounmap(chip->IO_ADDR_R);
  149. out_mtd:
  150. kfree(pasemi_nand_mtd);
  151. out:
  152. return err;
  153. }
  154. static int pasemi_nand_remove(struct platform_device *ofdev)
  155. {
  156. struct nand_chip *chip;
  157. if (!pasemi_nand_mtd)
  158. return 0;
  159. chip = pasemi_nand_mtd->priv;
  160. /* Release resources, unregister device */
  161. nand_release(pasemi_nand_mtd);
  162. release_region(lpcctl, 4);
  163. iounmap(chip->IO_ADDR_R);
  164. /* Free the MTD device structure */
  165. kfree(pasemi_nand_mtd);
  166. pasemi_nand_mtd = NULL;
  167. return 0;
  168. }
  169. static const struct of_device_id pasemi_nand_match[] =
  170. {
  171. {
  172. .compatible = "pasemi,localbus-nand",
  173. },
  174. {},
  175. };
  176. MODULE_DEVICE_TABLE(of, pasemi_nand_match);
  177. static struct platform_driver pasemi_nand_driver =
  178. {
  179. .driver = {
  180. .name = (char*)driver_name,
  181. .owner = THIS_MODULE,
  182. .of_match_table = pasemi_nand_match,
  183. },
  184. .probe = pasemi_nand_probe,
  185. .remove = pasemi_nand_remove,
  186. };
  187. module_platform_driver(pasemi_nand_driver);
  188. MODULE_LICENSE("GPL");
  189. MODULE_AUTHOR("Egor Martovetsky <egor@pasemi.com>");
  190. MODULE_DESCRIPTION("NAND flash interface driver for PA Semi PWRficient");