intel_dp_mst.c 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610
  1. /*
  2. * Copyright © 2008 Intel Corporation
  3. * 2014 Red Hat Inc.
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining a
  6. * copy of this software and associated documentation files (the "Software"),
  7. * to deal in the Software without restriction, including without limitation
  8. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  9. * and/or sell copies of the Software, and to permit persons to whom the
  10. * Software is furnished to do so, subject to the following conditions:
  11. *
  12. * The above copyright notice and this permission notice (including the next
  13. * paragraph) shall be included in all copies or substantial portions of the
  14. * Software.
  15. *
  16. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  19. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  21. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
  22. * IN THE SOFTWARE.
  23. *
  24. */
  25. #include <drm/drmP.h>
  26. #include "i915_drv.h"
  27. #include "intel_drv.h"
  28. #include <drm/drm_atomic_helper.h>
  29. #include <drm/drm_crtc_helper.h>
  30. #include <drm/drm_edid.h>
  31. static bool intel_dp_mst_compute_config(struct intel_encoder *encoder,
  32. struct intel_crtc_state *pipe_config,
  33. struct drm_connector_state *conn_state)
  34. {
  35. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  36. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  37. struct intel_dp *intel_dp = &intel_dig_port->dp;
  38. struct intel_connector *connector =
  39. to_intel_connector(conn_state->connector);
  40. struct drm_atomic_state *state;
  41. int bpp;
  42. int lane_count, slots;
  43. const struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode;
  44. int mst_pbn;
  45. pipe_config->has_pch_encoder = false;
  46. bpp = 24;
  47. if (intel_dp->compliance.test_data.bpc) {
  48. bpp = intel_dp->compliance.test_data.bpc * 3;
  49. DRM_DEBUG_KMS("Setting pipe bpp to %d\n",
  50. bpp);
  51. }
  52. /*
  53. * for MST we always configure max link bw - the spec doesn't
  54. * seem to suggest we should do otherwise.
  55. */
  56. lane_count = drm_dp_max_lane_count(intel_dp->dpcd);
  57. pipe_config->lane_count = lane_count;
  58. pipe_config->pipe_bpp = bpp;
  59. pipe_config->port_clock = intel_dp_max_link_rate(intel_dp);
  60. state = pipe_config->base.state;
  61. if (drm_dp_mst_port_has_audio(&intel_dp->mst_mgr, connector->port))
  62. pipe_config->has_audio = true;
  63. mst_pbn = drm_dp_calc_pbn_mode(adjusted_mode->crtc_clock, bpp);
  64. pipe_config->pbn = mst_pbn;
  65. slots = drm_dp_find_vcpi_slots(&intel_dp->mst_mgr, mst_pbn);
  66. intel_link_compute_m_n(bpp, lane_count,
  67. adjusted_mode->crtc_clock,
  68. pipe_config->port_clock,
  69. &pipe_config->dp_m_n);
  70. pipe_config->dp_m_n.tu = slots;
  71. return true;
  72. }
  73. static void intel_mst_disable_dp(struct intel_encoder *encoder,
  74. struct intel_crtc_state *old_crtc_state,
  75. struct drm_connector_state *old_conn_state)
  76. {
  77. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  78. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  79. struct intel_dp *intel_dp = &intel_dig_port->dp;
  80. struct intel_connector *connector =
  81. to_intel_connector(old_conn_state->connector);
  82. int ret;
  83. DRM_DEBUG_KMS("%d\n", intel_dp->active_mst_links);
  84. drm_dp_mst_reset_vcpi_slots(&intel_dp->mst_mgr, connector->port);
  85. ret = drm_dp_update_payload_part1(&intel_dp->mst_mgr);
  86. if (ret) {
  87. DRM_ERROR("failed to update payload %d\n", ret);
  88. }
  89. if (old_crtc_state->has_audio)
  90. intel_audio_codec_disable(encoder);
  91. }
  92. static void intel_mst_post_disable_dp(struct intel_encoder *encoder,
  93. struct intel_crtc_state *old_crtc_state,
  94. struct drm_connector_state *old_conn_state)
  95. {
  96. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  97. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  98. struct intel_dp *intel_dp = &intel_dig_port->dp;
  99. struct intel_connector *connector =
  100. to_intel_connector(old_conn_state->connector);
  101. DRM_DEBUG_KMS("%d\n", intel_dp->active_mst_links);
  102. /* this can fail */
  103. drm_dp_check_act_status(&intel_dp->mst_mgr);
  104. /* and this can also fail */
  105. drm_dp_update_payload_part2(&intel_dp->mst_mgr);
  106. drm_dp_mst_deallocate_vcpi(&intel_dp->mst_mgr, connector->port);
  107. intel_dp->active_mst_links--;
  108. intel_mst->connector = NULL;
  109. if (intel_dp->active_mst_links == 0) {
  110. intel_dig_port->base.post_disable(&intel_dig_port->base,
  111. NULL, NULL);
  112. intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_OFF);
  113. }
  114. }
  115. static void intel_mst_pre_enable_dp(struct intel_encoder *encoder,
  116. struct intel_crtc_state *pipe_config,
  117. struct drm_connector_state *conn_state)
  118. {
  119. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  120. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  121. struct intel_dp *intel_dp = &intel_dig_port->dp;
  122. struct drm_i915_private *dev_priv = to_i915(encoder->base.dev);
  123. enum port port = intel_dig_port->port;
  124. struct intel_connector *connector =
  125. to_intel_connector(conn_state->connector);
  126. int ret;
  127. uint32_t temp;
  128. int slots;
  129. /* MST encoders are bound to a crtc, not to a connector,
  130. * force the mapping here for get_hw_state.
  131. */
  132. connector->encoder = encoder;
  133. intel_mst->connector = connector;
  134. DRM_DEBUG_KMS("%d\n", intel_dp->active_mst_links);
  135. if (intel_dp->active_mst_links == 0) {
  136. intel_ddi_clk_select(&intel_dig_port->base,
  137. pipe_config->shared_dpll);
  138. intel_prepare_dp_ddi_buffers(&intel_dig_port->base);
  139. intel_dp_set_link_params(intel_dp,
  140. pipe_config->port_clock,
  141. pipe_config->lane_count,
  142. true);
  143. intel_ddi_init_dp_buf_reg(&intel_dig_port->base);
  144. intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_ON);
  145. intel_dp_start_link_train(intel_dp);
  146. intel_dp_stop_link_train(intel_dp);
  147. }
  148. ret = drm_dp_mst_allocate_vcpi(&intel_dp->mst_mgr,
  149. connector->port,
  150. pipe_config->pbn, &slots);
  151. if (ret == false) {
  152. DRM_ERROR("failed to allocate vcpi\n");
  153. return;
  154. }
  155. intel_dp->active_mst_links++;
  156. temp = I915_READ(DP_TP_STATUS(port));
  157. I915_WRITE(DP_TP_STATUS(port), temp);
  158. ret = drm_dp_update_payload_part1(&intel_dp->mst_mgr);
  159. }
  160. static void intel_mst_enable_dp(struct intel_encoder *encoder,
  161. struct intel_crtc_state *pipe_config,
  162. struct drm_connector_state *conn_state)
  163. {
  164. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  165. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  166. struct intel_dp *intel_dp = &intel_dig_port->dp;
  167. struct drm_i915_private *dev_priv = to_i915(encoder->base.dev);
  168. enum port port = intel_dig_port->port;
  169. int ret;
  170. DRM_DEBUG_KMS("%d\n", intel_dp->active_mst_links);
  171. if (intel_wait_for_register(dev_priv,
  172. DP_TP_STATUS(port),
  173. DP_TP_STATUS_ACT_SENT,
  174. DP_TP_STATUS_ACT_SENT,
  175. 1))
  176. DRM_ERROR("Timed out waiting for ACT sent\n");
  177. ret = drm_dp_check_act_status(&intel_dp->mst_mgr);
  178. ret = drm_dp_update_payload_part2(&intel_dp->mst_mgr);
  179. if (pipe_config->has_audio)
  180. intel_audio_codec_enable(encoder, pipe_config, conn_state);
  181. }
  182. static bool intel_dp_mst_enc_get_hw_state(struct intel_encoder *encoder,
  183. enum pipe *pipe)
  184. {
  185. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  186. *pipe = intel_mst->pipe;
  187. if (intel_mst->connector)
  188. return true;
  189. return false;
  190. }
  191. static void intel_dp_mst_enc_get_config(struct intel_encoder *encoder,
  192. struct intel_crtc_state *pipe_config)
  193. {
  194. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  195. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  196. struct intel_crtc *crtc = to_intel_crtc(pipe_config->base.crtc);
  197. struct drm_i915_private *dev_priv = to_i915(encoder->base.dev);
  198. enum transcoder cpu_transcoder = pipe_config->cpu_transcoder;
  199. u32 temp, flags = 0;
  200. pipe_config->has_audio =
  201. intel_ddi_is_audio_enabled(dev_priv, crtc);
  202. temp = I915_READ(TRANS_DDI_FUNC_CTL(cpu_transcoder));
  203. if (temp & TRANS_DDI_PHSYNC)
  204. flags |= DRM_MODE_FLAG_PHSYNC;
  205. else
  206. flags |= DRM_MODE_FLAG_NHSYNC;
  207. if (temp & TRANS_DDI_PVSYNC)
  208. flags |= DRM_MODE_FLAG_PVSYNC;
  209. else
  210. flags |= DRM_MODE_FLAG_NVSYNC;
  211. switch (temp & TRANS_DDI_BPC_MASK) {
  212. case TRANS_DDI_BPC_6:
  213. pipe_config->pipe_bpp = 18;
  214. break;
  215. case TRANS_DDI_BPC_8:
  216. pipe_config->pipe_bpp = 24;
  217. break;
  218. case TRANS_DDI_BPC_10:
  219. pipe_config->pipe_bpp = 30;
  220. break;
  221. case TRANS_DDI_BPC_12:
  222. pipe_config->pipe_bpp = 36;
  223. break;
  224. default:
  225. break;
  226. }
  227. pipe_config->base.adjusted_mode.flags |= flags;
  228. pipe_config->lane_count =
  229. ((temp & DDI_PORT_WIDTH_MASK) >> DDI_PORT_WIDTH_SHIFT) + 1;
  230. intel_dp_get_m_n(crtc, pipe_config);
  231. intel_ddi_clock_get(&intel_dig_port->base, pipe_config);
  232. }
  233. static int intel_dp_mst_get_ddc_modes(struct drm_connector *connector)
  234. {
  235. struct intel_connector *intel_connector = to_intel_connector(connector);
  236. struct intel_dp *intel_dp = intel_connector->mst_port;
  237. struct edid *edid;
  238. int ret;
  239. if (!intel_dp) {
  240. return intel_connector_update_modes(connector, NULL);
  241. }
  242. edid = drm_dp_mst_get_edid(connector, &intel_dp->mst_mgr, intel_connector->port);
  243. ret = intel_connector_update_modes(connector, edid);
  244. kfree(edid);
  245. return ret;
  246. }
  247. static enum drm_connector_status
  248. intel_dp_mst_detect(struct drm_connector *connector, bool force)
  249. {
  250. struct intel_connector *intel_connector = to_intel_connector(connector);
  251. struct intel_dp *intel_dp = intel_connector->mst_port;
  252. if (!intel_dp)
  253. return connector_status_disconnected;
  254. return drm_dp_mst_detect_port(connector, &intel_dp->mst_mgr, intel_connector->port);
  255. }
  256. static int
  257. intel_dp_mst_set_property(struct drm_connector *connector,
  258. struct drm_property *property,
  259. uint64_t val)
  260. {
  261. return 0;
  262. }
  263. static void
  264. intel_dp_mst_connector_destroy(struct drm_connector *connector)
  265. {
  266. struct intel_connector *intel_connector = to_intel_connector(connector);
  267. if (!IS_ERR_OR_NULL(intel_connector->edid))
  268. kfree(intel_connector->edid);
  269. drm_connector_cleanup(connector);
  270. kfree(connector);
  271. }
  272. static const struct drm_connector_funcs intel_dp_mst_connector_funcs = {
  273. .dpms = drm_atomic_helper_connector_dpms,
  274. .detect = intel_dp_mst_detect,
  275. .fill_modes = drm_helper_probe_single_connector_modes,
  276. .set_property = intel_dp_mst_set_property,
  277. .atomic_get_property = intel_connector_atomic_get_property,
  278. .late_register = intel_connector_register,
  279. .early_unregister = intel_connector_unregister,
  280. .destroy = intel_dp_mst_connector_destroy,
  281. .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
  282. .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
  283. };
  284. static int intel_dp_mst_get_modes(struct drm_connector *connector)
  285. {
  286. return intel_dp_mst_get_ddc_modes(connector);
  287. }
  288. static enum drm_mode_status
  289. intel_dp_mst_mode_valid(struct drm_connector *connector,
  290. struct drm_display_mode *mode)
  291. {
  292. struct intel_connector *intel_connector = to_intel_connector(connector);
  293. struct intel_dp *intel_dp = intel_connector->mst_port;
  294. int max_dotclk = to_i915(connector->dev)->max_dotclk_freq;
  295. int bpp = 24; /* MST uses fixed bpp */
  296. int max_rate, mode_rate, max_lanes, max_link_clock;
  297. max_link_clock = intel_dp_max_link_rate(intel_dp);
  298. max_lanes = drm_dp_max_lane_count(intel_dp->dpcd);
  299. max_rate = intel_dp_max_data_rate(max_link_clock, max_lanes);
  300. mode_rate = intel_dp_link_required(mode->clock, bpp);
  301. /* TODO - validate mode against available PBN for link */
  302. if (mode->clock < 10000)
  303. return MODE_CLOCK_LOW;
  304. if (mode->flags & DRM_MODE_FLAG_DBLCLK)
  305. return MODE_H_ILLEGAL;
  306. if (mode_rate > max_rate || mode->clock > max_dotclk)
  307. return MODE_CLOCK_HIGH;
  308. return MODE_OK;
  309. }
  310. static struct drm_encoder *intel_mst_atomic_best_encoder(struct drm_connector *connector,
  311. struct drm_connector_state *state)
  312. {
  313. struct intel_connector *intel_connector = to_intel_connector(connector);
  314. struct intel_dp *intel_dp = intel_connector->mst_port;
  315. struct intel_crtc *crtc = to_intel_crtc(state->crtc);
  316. if (!intel_dp)
  317. return NULL;
  318. return &intel_dp->mst_encoders[crtc->pipe]->base.base;
  319. }
  320. static struct drm_encoder *intel_mst_best_encoder(struct drm_connector *connector)
  321. {
  322. struct intel_connector *intel_connector = to_intel_connector(connector);
  323. struct intel_dp *intel_dp = intel_connector->mst_port;
  324. if (!intel_dp)
  325. return NULL;
  326. return &intel_dp->mst_encoders[0]->base.base;
  327. }
  328. static const struct drm_connector_helper_funcs intel_dp_mst_connector_helper_funcs = {
  329. .get_modes = intel_dp_mst_get_modes,
  330. .mode_valid = intel_dp_mst_mode_valid,
  331. .atomic_best_encoder = intel_mst_atomic_best_encoder,
  332. .best_encoder = intel_mst_best_encoder,
  333. };
  334. static void intel_dp_mst_encoder_destroy(struct drm_encoder *encoder)
  335. {
  336. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(encoder);
  337. drm_encoder_cleanup(encoder);
  338. kfree(intel_mst);
  339. }
  340. static const struct drm_encoder_funcs intel_dp_mst_enc_funcs = {
  341. .destroy = intel_dp_mst_encoder_destroy,
  342. };
  343. static bool intel_dp_mst_get_hw_state(struct intel_connector *connector)
  344. {
  345. if (connector->encoder && connector->base.state->crtc) {
  346. enum pipe pipe;
  347. if (!connector->encoder->get_hw_state(connector->encoder, &pipe))
  348. return false;
  349. return true;
  350. }
  351. return false;
  352. }
  353. static void intel_connector_add_to_fbdev(struct intel_connector *connector)
  354. {
  355. #ifdef CONFIG_DRM_FBDEV_EMULATION
  356. struct drm_i915_private *dev_priv = to_i915(connector->base.dev);
  357. if (dev_priv->fbdev)
  358. drm_fb_helper_add_one_connector(&dev_priv->fbdev->helper,
  359. &connector->base);
  360. #endif
  361. }
  362. static void intel_connector_remove_from_fbdev(struct intel_connector *connector)
  363. {
  364. #ifdef CONFIG_DRM_FBDEV_EMULATION
  365. struct drm_i915_private *dev_priv = to_i915(connector->base.dev);
  366. if (dev_priv->fbdev)
  367. drm_fb_helper_remove_one_connector(&dev_priv->fbdev->helper,
  368. &connector->base);
  369. #endif
  370. }
  371. static struct drm_connector *intel_dp_add_mst_connector(struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_port *port, const char *pathprop)
  372. {
  373. struct intel_dp *intel_dp = container_of(mgr, struct intel_dp, mst_mgr);
  374. struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
  375. struct drm_device *dev = intel_dig_port->base.base.dev;
  376. struct intel_connector *intel_connector;
  377. struct drm_connector *connector;
  378. int i;
  379. intel_connector = intel_connector_alloc();
  380. if (!intel_connector)
  381. return NULL;
  382. connector = &intel_connector->base;
  383. drm_connector_init(dev, connector, &intel_dp_mst_connector_funcs, DRM_MODE_CONNECTOR_DisplayPort);
  384. drm_connector_helper_add(connector, &intel_dp_mst_connector_helper_funcs);
  385. intel_connector->get_hw_state = intel_dp_mst_get_hw_state;
  386. intel_connector->mst_port = intel_dp;
  387. intel_connector->port = port;
  388. for (i = PIPE_A; i <= PIPE_C; i++) {
  389. drm_mode_connector_attach_encoder(&intel_connector->base,
  390. &intel_dp->mst_encoders[i]->base.base);
  391. }
  392. intel_dp_add_properties(intel_dp, connector);
  393. drm_object_attach_property(&connector->base, dev->mode_config.path_property, 0);
  394. drm_object_attach_property(&connector->base, dev->mode_config.tile_property, 0);
  395. drm_mode_connector_set_path_property(connector, pathprop);
  396. return connector;
  397. }
  398. static void intel_dp_register_mst_connector(struct drm_connector *connector)
  399. {
  400. struct intel_connector *intel_connector = to_intel_connector(connector);
  401. struct drm_device *dev = connector->dev;
  402. drm_modeset_lock_all(dev);
  403. intel_connector_add_to_fbdev(intel_connector);
  404. drm_modeset_unlock_all(dev);
  405. drm_connector_register(&intel_connector->base);
  406. }
  407. static void intel_dp_destroy_mst_connector(struct drm_dp_mst_topology_mgr *mgr,
  408. struct drm_connector *connector)
  409. {
  410. struct intel_connector *intel_connector = to_intel_connector(connector);
  411. struct drm_device *dev = connector->dev;
  412. drm_connector_unregister(connector);
  413. /* need to nuke the connector */
  414. drm_modeset_lock_all(dev);
  415. intel_connector_remove_from_fbdev(intel_connector);
  416. intel_connector->mst_port = NULL;
  417. drm_modeset_unlock_all(dev);
  418. drm_connector_unreference(&intel_connector->base);
  419. DRM_DEBUG_KMS("\n");
  420. }
  421. static void intel_dp_mst_hotplug(struct drm_dp_mst_topology_mgr *mgr)
  422. {
  423. struct intel_dp *intel_dp = container_of(mgr, struct intel_dp, mst_mgr);
  424. struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
  425. struct drm_device *dev = intel_dig_port->base.base.dev;
  426. drm_kms_helper_hotplug_event(dev);
  427. }
  428. static const struct drm_dp_mst_topology_cbs mst_cbs = {
  429. .add_connector = intel_dp_add_mst_connector,
  430. .register_connector = intel_dp_register_mst_connector,
  431. .destroy_connector = intel_dp_destroy_mst_connector,
  432. .hotplug = intel_dp_mst_hotplug,
  433. };
  434. static struct intel_dp_mst_encoder *
  435. intel_dp_create_fake_mst_encoder(struct intel_digital_port *intel_dig_port, enum pipe pipe)
  436. {
  437. struct intel_dp_mst_encoder *intel_mst;
  438. struct intel_encoder *intel_encoder;
  439. struct drm_device *dev = intel_dig_port->base.base.dev;
  440. intel_mst = kzalloc(sizeof(*intel_mst), GFP_KERNEL);
  441. if (!intel_mst)
  442. return NULL;
  443. intel_mst->pipe = pipe;
  444. intel_encoder = &intel_mst->base;
  445. intel_mst->primary = intel_dig_port;
  446. drm_encoder_init(dev, &intel_encoder->base, &intel_dp_mst_enc_funcs,
  447. DRM_MODE_ENCODER_DPMST, "DP-MST %c", pipe_name(pipe));
  448. intel_encoder->type = INTEL_OUTPUT_DP_MST;
  449. intel_encoder->power_domain = intel_dig_port->base.power_domain;
  450. intel_encoder->port = intel_dig_port->port;
  451. intel_encoder->crtc_mask = 0x7;
  452. intel_encoder->cloneable = 0;
  453. intel_encoder->compute_config = intel_dp_mst_compute_config;
  454. intel_encoder->disable = intel_mst_disable_dp;
  455. intel_encoder->post_disable = intel_mst_post_disable_dp;
  456. intel_encoder->pre_enable = intel_mst_pre_enable_dp;
  457. intel_encoder->enable = intel_mst_enable_dp;
  458. intel_encoder->get_hw_state = intel_dp_mst_enc_get_hw_state;
  459. intel_encoder->get_config = intel_dp_mst_enc_get_config;
  460. return intel_mst;
  461. }
  462. static bool
  463. intel_dp_create_fake_mst_encoders(struct intel_digital_port *intel_dig_port)
  464. {
  465. int i;
  466. struct intel_dp *intel_dp = &intel_dig_port->dp;
  467. for (i = PIPE_A; i <= PIPE_C; i++)
  468. intel_dp->mst_encoders[i] = intel_dp_create_fake_mst_encoder(intel_dig_port, i);
  469. return true;
  470. }
  471. int
  472. intel_dp_mst_encoder_init(struct intel_digital_port *intel_dig_port, int conn_base_id)
  473. {
  474. struct intel_dp *intel_dp = &intel_dig_port->dp;
  475. struct drm_device *dev = intel_dig_port->base.base.dev;
  476. int ret;
  477. intel_dp->can_mst = true;
  478. intel_dp->mst_mgr.cbs = &mst_cbs;
  479. /* create encoders */
  480. intel_dp_create_fake_mst_encoders(intel_dig_port);
  481. ret = drm_dp_mst_topology_mgr_init(&intel_dp->mst_mgr, dev,
  482. &intel_dp->aux, 16, 3, conn_base_id);
  483. if (ret) {
  484. intel_dp->can_mst = false;
  485. return ret;
  486. }
  487. return 0;
  488. }
  489. void
  490. intel_dp_mst_encoder_cleanup(struct intel_digital_port *intel_dig_port)
  491. {
  492. struct intel_dp *intel_dp = &intel_dig_port->dp;
  493. if (!intel_dp->can_mst)
  494. return;
  495. drm_dp_mst_topology_mgr_destroy(&intel_dp->mst_mgr);
  496. /* encoders will get killed by normal cleanup */
  497. }