debugfs.c 5.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213
  1. /*
  2. * Copyright 2017 Thomas Gleixner <tglx@linutronix.de>
  3. *
  4. * This file is licensed under the GPL V2.
  5. */
  6. #include <linux/irqdomain.h>
  7. #include <linux/irq.h>
  8. #include "internals.h"
  9. static struct dentry *irq_dir;
  10. struct irq_bit_descr {
  11. unsigned int mask;
  12. char *name;
  13. };
  14. #define BIT_MASK_DESCR(m) { .mask = m, .name = #m }
  15. static void irq_debug_show_bits(struct seq_file *m, int ind, unsigned int state,
  16. const struct irq_bit_descr *sd, int size)
  17. {
  18. int i;
  19. for (i = 0; i < size; i++, sd++) {
  20. if (state & sd->mask)
  21. seq_printf(m, "%*s%s\n", ind + 12, "", sd->name);
  22. }
  23. }
  24. #ifdef CONFIG_SMP
  25. static void irq_debug_show_masks(struct seq_file *m, struct irq_desc *desc)
  26. {
  27. struct irq_data *data = irq_desc_get_irq_data(desc);
  28. struct cpumask *msk;
  29. msk = irq_data_get_affinity_mask(data);
  30. seq_printf(m, "affinity: %*pbl\n", cpumask_pr_args(msk));
  31. #ifdef CONFIG_GENERIC_IRQ_EFFECTIVE_AFF_MASK
  32. msk = irq_data_get_effective_affinity_mask(data);
  33. seq_printf(m, "effectiv: %*pbl\n", cpumask_pr_args(msk));
  34. #endif
  35. #ifdef CONFIG_GENERIC_PENDING_IRQ
  36. msk = desc->pending_mask;
  37. seq_printf(m, "pending: %*pbl\n", cpumask_pr_args(msk));
  38. #endif
  39. }
  40. #else
  41. static void irq_debug_show_masks(struct seq_file *m, struct irq_desc *desc) { }
  42. #endif
  43. static const struct irq_bit_descr irqchip_flags[] = {
  44. BIT_MASK_DESCR(IRQCHIP_SET_TYPE_MASKED),
  45. BIT_MASK_DESCR(IRQCHIP_EOI_IF_HANDLED),
  46. BIT_MASK_DESCR(IRQCHIP_MASK_ON_SUSPEND),
  47. BIT_MASK_DESCR(IRQCHIP_ONOFFLINE_ENABLED),
  48. BIT_MASK_DESCR(IRQCHIP_SKIP_SET_WAKE),
  49. BIT_MASK_DESCR(IRQCHIP_ONESHOT_SAFE),
  50. BIT_MASK_DESCR(IRQCHIP_EOI_THREADED),
  51. };
  52. static void
  53. irq_debug_show_chip(struct seq_file *m, struct irq_data *data, int ind)
  54. {
  55. struct irq_chip *chip = data->chip;
  56. if (!chip) {
  57. seq_printf(m, "chip: None\n");
  58. return;
  59. }
  60. seq_printf(m, "%*schip: %s\n", ind, "", chip->name);
  61. seq_printf(m, "%*sflags: 0x%lx\n", ind + 1, "", chip->flags);
  62. irq_debug_show_bits(m, ind, chip->flags, irqchip_flags,
  63. ARRAY_SIZE(irqchip_flags));
  64. }
  65. static void
  66. irq_debug_show_data(struct seq_file *m, struct irq_data *data, int ind)
  67. {
  68. seq_printf(m, "%*sdomain: %s\n", ind, "",
  69. data->domain ? data->domain->name : "");
  70. seq_printf(m, "%*shwirq: 0x%lx\n", ind + 1, "", data->hwirq);
  71. irq_debug_show_chip(m, data, ind + 1);
  72. #ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
  73. if (!data->parent_data)
  74. return;
  75. seq_printf(m, "%*sparent:\n", ind + 1, "");
  76. irq_debug_show_data(m, data->parent_data, ind + 4);
  77. #endif
  78. }
  79. static const struct irq_bit_descr irqdata_states[] = {
  80. BIT_MASK_DESCR(IRQ_TYPE_EDGE_RISING),
  81. BIT_MASK_DESCR(IRQ_TYPE_EDGE_FALLING),
  82. BIT_MASK_DESCR(IRQ_TYPE_LEVEL_HIGH),
  83. BIT_MASK_DESCR(IRQ_TYPE_LEVEL_LOW),
  84. BIT_MASK_DESCR(IRQD_LEVEL),
  85. BIT_MASK_DESCR(IRQD_ACTIVATED),
  86. BIT_MASK_DESCR(IRQD_IRQ_STARTED),
  87. BIT_MASK_DESCR(IRQD_IRQ_DISABLED),
  88. BIT_MASK_DESCR(IRQD_IRQ_MASKED),
  89. BIT_MASK_DESCR(IRQD_IRQ_INPROGRESS),
  90. BIT_MASK_DESCR(IRQD_PER_CPU),
  91. BIT_MASK_DESCR(IRQD_NO_BALANCING),
  92. BIT_MASK_DESCR(IRQD_SINGLE_TARGET),
  93. BIT_MASK_DESCR(IRQD_MOVE_PCNTXT),
  94. BIT_MASK_DESCR(IRQD_AFFINITY_SET),
  95. BIT_MASK_DESCR(IRQD_SETAFFINITY_PENDING),
  96. BIT_MASK_DESCR(IRQD_AFFINITY_MANAGED),
  97. BIT_MASK_DESCR(IRQD_MANAGED_SHUTDOWN),
  98. BIT_MASK_DESCR(IRQD_FORWARDED_TO_VCPU),
  99. BIT_MASK_DESCR(IRQD_WAKEUP_STATE),
  100. BIT_MASK_DESCR(IRQD_WAKEUP_ARMED),
  101. };
  102. static const struct irq_bit_descr irqdesc_states[] = {
  103. BIT_MASK_DESCR(_IRQ_NOPROBE),
  104. BIT_MASK_DESCR(_IRQ_NOREQUEST),
  105. BIT_MASK_DESCR(_IRQ_NOTHREAD),
  106. BIT_MASK_DESCR(_IRQ_NOAUTOEN),
  107. BIT_MASK_DESCR(_IRQ_NESTED_THREAD),
  108. BIT_MASK_DESCR(_IRQ_PER_CPU_DEVID),
  109. BIT_MASK_DESCR(_IRQ_IS_POLLED),
  110. BIT_MASK_DESCR(_IRQ_DISABLE_UNLAZY),
  111. };
  112. static const struct irq_bit_descr irqdesc_istates[] = {
  113. BIT_MASK_DESCR(IRQS_AUTODETECT),
  114. BIT_MASK_DESCR(IRQS_SPURIOUS_DISABLED),
  115. BIT_MASK_DESCR(IRQS_POLL_INPROGRESS),
  116. BIT_MASK_DESCR(IRQS_ONESHOT),
  117. BIT_MASK_DESCR(IRQS_REPLAY),
  118. BIT_MASK_DESCR(IRQS_WAITING),
  119. BIT_MASK_DESCR(IRQS_PENDING),
  120. BIT_MASK_DESCR(IRQS_SUSPENDED),
  121. };
  122. static int irq_debug_show(struct seq_file *m, void *p)
  123. {
  124. struct irq_desc *desc = m->private;
  125. struct irq_data *data;
  126. raw_spin_lock_irq(&desc->lock);
  127. data = irq_desc_get_irq_data(desc);
  128. seq_printf(m, "handler: %pf\n", desc->handle_irq);
  129. seq_printf(m, "status: 0x%08x\n", desc->status_use_accessors);
  130. irq_debug_show_bits(m, 0, desc->status_use_accessors, irqdesc_states,
  131. ARRAY_SIZE(irqdesc_states));
  132. seq_printf(m, "istate: 0x%08x\n", desc->istate);
  133. irq_debug_show_bits(m, 0, desc->istate, irqdesc_istates,
  134. ARRAY_SIZE(irqdesc_istates));
  135. seq_printf(m, "ddepth: %u\n", desc->depth);
  136. seq_printf(m, "wdepth: %u\n", desc->wake_depth);
  137. seq_printf(m, "dstate: 0x%08x\n", irqd_get(data));
  138. irq_debug_show_bits(m, 0, irqd_get(data), irqdata_states,
  139. ARRAY_SIZE(irqdata_states));
  140. seq_printf(m, "node: %d\n", irq_data_get_node(data));
  141. irq_debug_show_masks(m, desc);
  142. irq_debug_show_data(m, data, 0);
  143. raw_spin_unlock_irq(&desc->lock);
  144. return 0;
  145. }
  146. static int irq_debug_open(struct inode *inode, struct file *file)
  147. {
  148. return single_open(file, irq_debug_show, inode->i_private);
  149. }
  150. static const struct file_operations dfs_irq_ops = {
  151. .open = irq_debug_open,
  152. .read = seq_read,
  153. .llseek = seq_lseek,
  154. .release = single_release,
  155. };
  156. void irq_add_debugfs_entry(unsigned int irq, struct irq_desc *desc)
  157. {
  158. char name [10];
  159. if (!irq_dir || !desc || desc->debugfs_file)
  160. return;
  161. sprintf(name, "%d", irq);
  162. desc->debugfs_file = debugfs_create_file(name, 0444, irq_dir, desc,
  163. &dfs_irq_ops);
  164. }
  165. static int __init irq_debugfs_init(void)
  166. {
  167. struct dentry *root_dir;
  168. int irq;
  169. root_dir = debugfs_create_dir("irq", NULL);
  170. if (!root_dir)
  171. return -ENOMEM;
  172. irq_domain_debugfs_init(root_dir);
  173. irq_dir = debugfs_create_dir("irqs", root_dir);
  174. irq_lock_sparse();
  175. for_each_active_irq(irq)
  176. irq_add_debugfs_entry(irq, irq_to_desc(irq));
  177. irq_unlock_sparse();
  178. return 0;
  179. }
  180. __initcall(irq_debugfs_init);