exception-64s.h 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550
  1. #ifndef _ASM_POWERPC_EXCEPTION_H
  2. #define _ASM_POWERPC_EXCEPTION_H
  3. /*
  4. * Extracted from head_64.S
  5. *
  6. * PowerPC version
  7. * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
  8. *
  9. * Rewritten by Cort Dougan (cort@cs.nmt.edu) for PReP
  10. * Copyright (C) 1996 Cort Dougan <cort@cs.nmt.edu>
  11. * Adapted for Power Macintosh by Paul Mackerras.
  12. * Low-level exception handlers and MMU support
  13. * rewritten by Paul Mackerras.
  14. * Copyright (C) 1996 Paul Mackerras.
  15. *
  16. * Adapted for 64bit PowerPC by Dave Engebretsen, Peter Bergner, and
  17. * Mike Corrigan {engebret|bergner|mikejc}@us.ibm.com
  18. *
  19. * This file contains the low-level support and setup for the
  20. * PowerPC-64 platform, including trap and interrupt dispatch.
  21. *
  22. * This program is free software; you can redistribute it and/or
  23. * modify it under the terms of the GNU General Public License
  24. * as published by the Free Software Foundation; either version
  25. * 2 of the License, or (at your option) any later version.
  26. */
  27. /*
  28. * The following macros define the code that appears as
  29. * the prologue to each of the exception handlers. They
  30. * are split into two parts to allow a single kernel binary
  31. * to be used for pSeries and iSeries.
  32. *
  33. * We make as much of the exception code common between native
  34. * exception handlers (including pSeries LPAR) and iSeries LPAR
  35. * implementations as possible.
  36. */
  37. #define EX_R9 0
  38. #define EX_R10 8
  39. #define EX_R11 16
  40. #define EX_R12 24
  41. #define EX_R13 32
  42. #define EX_SRR0 40
  43. #define EX_DAR 48
  44. #define EX_DSISR 56
  45. #define EX_CCR 60
  46. #define EX_R3 64
  47. #define EX_LR 72
  48. #define EX_CFAR 80
  49. #define EX_PPR 88 /* SMT thread status register (priority) */
  50. #define EX_CTR 96
  51. #ifdef CONFIG_RELOCATABLE
  52. #define __EXCEPTION_RELON_PROLOG_PSERIES_1(label, h) \
  53. ld r12,PACAKBASE(r13); /* get high part of &label */ \
  54. mfspr r11,SPRN_##h##SRR0; /* save SRR0 */ \
  55. LOAD_HANDLER(r12,label); \
  56. mtctr r12; \
  57. mfspr r12,SPRN_##h##SRR1; /* and SRR1 */ \
  58. li r10,MSR_RI; \
  59. mtmsrd r10,1; /* Set RI (EE=0) */ \
  60. bctr;
  61. #else
  62. /* If not relocatable, we can jump directly -- and save messing with LR */
  63. #define __EXCEPTION_RELON_PROLOG_PSERIES_1(label, h) \
  64. mfspr r11,SPRN_##h##SRR0; /* save SRR0 */ \
  65. mfspr r12,SPRN_##h##SRR1; /* and SRR1 */ \
  66. li r10,MSR_RI; \
  67. mtmsrd r10,1; /* Set RI (EE=0) */ \
  68. b label;
  69. #endif
  70. #define EXCEPTION_RELON_PROLOG_PSERIES_1(label, h) \
  71. __EXCEPTION_RELON_PROLOG_PSERIES_1(label, h) \
  72. /*
  73. * As EXCEPTION_PROLOG_PSERIES(), except we've already got relocation on
  74. * so no need to rfid. Save lr in case we're CONFIG_RELOCATABLE, in which
  75. * case EXCEPTION_RELON_PROLOG_PSERIES_1 will be using lr.
  76. */
  77. #define EXCEPTION_RELON_PROLOG_PSERIES(area, label, h, extra, vec) \
  78. EXCEPTION_PROLOG_0(area); \
  79. EXCEPTION_PROLOG_1(area, extra, vec); \
  80. EXCEPTION_RELON_PROLOG_PSERIES_1(label, h)
  81. /*
  82. * We're short on space and time in the exception prolog, so we can't
  83. * use the normal SET_REG_IMMEDIATE macro. Normally we just need the
  84. * low halfword of the address, but for Kdump we need the whole low
  85. * word.
  86. */
  87. #define LOAD_HANDLER(reg, label) \
  88. /* Handlers must be within 64K of kbase, which must be 64k aligned */ \
  89. ori reg,reg,(label)-_stext; /* virt addr of handler ... */
  90. /* Exception register prefixes */
  91. #define EXC_HV H
  92. #define EXC_STD
  93. #if defined(CONFIG_RELOCATABLE)
  94. /*
  95. * If we support interrupts with relocation on AND we're a relocatable kernel,
  96. * we need to use CTR to get to the 2nd level handler. So, save/restore it
  97. * when required.
  98. */
  99. #define SAVE_CTR(reg, area) mfctr reg ; std reg,area+EX_CTR(r13)
  100. #define GET_CTR(reg, area) ld reg,area+EX_CTR(r13)
  101. #define RESTORE_CTR(reg, area) ld reg,area+EX_CTR(r13) ; mtctr reg
  102. #else
  103. /* ...else CTR is unused and in register. */
  104. #define SAVE_CTR(reg, area)
  105. #define GET_CTR(reg, area) mfctr reg
  106. #define RESTORE_CTR(reg, area)
  107. #endif
  108. /*
  109. * PPR save/restore macros used in exceptions_64s.S
  110. * Used for P7 or later processors
  111. */
  112. #define SAVE_PPR(area, ra, rb) \
  113. BEGIN_FTR_SECTION_NESTED(940) \
  114. ld ra,PACACURRENT(r13); \
  115. ld rb,area+EX_PPR(r13); /* Read PPR from paca */ \
  116. std rb,TASKTHREADPPR(ra); \
  117. END_FTR_SECTION_NESTED(CPU_FTR_HAS_PPR,CPU_FTR_HAS_PPR,940)
  118. #define RESTORE_PPR_PACA(area, ra) \
  119. BEGIN_FTR_SECTION_NESTED(941) \
  120. ld ra,area+EX_PPR(r13); \
  121. mtspr SPRN_PPR,ra; \
  122. END_FTR_SECTION_NESTED(CPU_FTR_HAS_PPR,CPU_FTR_HAS_PPR,941)
  123. /*
  124. * Get an SPR into a register if the CPU has the given feature
  125. */
  126. #define OPT_GET_SPR(ra, spr, ftr) \
  127. BEGIN_FTR_SECTION_NESTED(943) \
  128. mfspr ra,spr; \
  129. END_FTR_SECTION_NESTED(ftr,ftr,943)
  130. /*
  131. * Set an SPR from a register if the CPU has the given feature
  132. */
  133. #define OPT_SET_SPR(ra, spr, ftr) \
  134. BEGIN_FTR_SECTION_NESTED(943) \
  135. mtspr spr,ra; \
  136. END_FTR_SECTION_NESTED(ftr,ftr,943)
  137. /*
  138. * Save a register to the PACA if the CPU has the given feature
  139. */
  140. #define OPT_SAVE_REG_TO_PACA(offset, ra, ftr) \
  141. BEGIN_FTR_SECTION_NESTED(943) \
  142. std ra,offset(r13); \
  143. END_FTR_SECTION_NESTED(ftr,ftr,943)
  144. #define EXCEPTION_PROLOG_0(area) \
  145. GET_PACA(r13); \
  146. std r9,area+EX_R9(r13); /* save r9 */ \
  147. OPT_GET_SPR(r9, SPRN_PPR, CPU_FTR_HAS_PPR); \
  148. HMT_MEDIUM; \
  149. std r10,area+EX_R10(r13); /* save r10 - r12 */ \
  150. OPT_GET_SPR(r10, SPRN_CFAR, CPU_FTR_CFAR)
  151. #define __EXCEPTION_PROLOG_1(area, extra, vec) \
  152. OPT_SAVE_REG_TO_PACA(area+EX_PPR, r9, CPU_FTR_HAS_PPR); \
  153. OPT_SAVE_REG_TO_PACA(area+EX_CFAR, r10, CPU_FTR_CFAR); \
  154. SAVE_CTR(r10, area); \
  155. mfcr r9; \
  156. extra(vec); \
  157. std r11,area+EX_R11(r13); \
  158. std r12,area+EX_R12(r13); \
  159. GET_SCRATCH0(r10); \
  160. std r10,area+EX_R13(r13)
  161. #define EXCEPTION_PROLOG_1(area, extra, vec) \
  162. __EXCEPTION_PROLOG_1(area, extra, vec)
  163. #define __EXCEPTION_PROLOG_PSERIES_1(label, h) \
  164. ld r12,PACAKBASE(r13); /* get high part of &label */ \
  165. ld r10,PACAKMSR(r13); /* get MSR value for kernel */ \
  166. mfspr r11,SPRN_##h##SRR0; /* save SRR0 */ \
  167. LOAD_HANDLER(r12,label) \
  168. mtspr SPRN_##h##SRR0,r12; \
  169. mfspr r12,SPRN_##h##SRR1; /* and SRR1 */ \
  170. mtspr SPRN_##h##SRR1,r10; \
  171. h##rfid; \
  172. b . /* prevent speculative execution */
  173. #define EXCEPTION_PROLOG_PSERIES_1(label, h) \
  174. __EXCEPTION_PROLOG_PSERIES_1(label, h)
  175. #define EXCEPTION_PROLOG_PSERIES(area, label, h, extra, vec) \
  176. EXCEPTION_PROLOG_0(area); \
  177. EXCEPTION_PROLOG_1(area, extra, vec); \
  178. EXCEPTION_PROLOG_PSERIES_1(label, h);
  179. #define __KVMTEST(n) \
  180. lbz r10,HSTATE_IN_GUEST(r13); \
  181. cmpwi r10,0; \
  182. bne do_kvm_##n
  183. #ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
  184. /*
  185. * If hv is possible, interrupts come into to the hv version
  186. * of the kvmppc_interrupt code, which then jumps to the PR handler,
  187. * kvmppc_interrupt_pr, if the guest is a PR guest.
  188. */
  189. #define kvmppc_interrupt kvmppc_interrupt_hv
  190. #else
  191. #define kvmppc_interrupt kvmppc_interrupt_pr
  192. #endif
  193. #define __KVM_HANDLER(area, h, n) \
  194. do_kvm_##n: \
  195. BEGIN_FTR_SECTION_NESTED(947) \
  196. ld r10,area+EX_CFAR(r13); \
  197. std r10,HSTATE_CFAR(r13); \
  198. END_FTR_SECTION_NESTED(CPU_FTR_CFAR,CPU_FTR_CFAR,947); \
  199. BEGIN_FTR_SECTION_NESTED(948) \
  200. ld r10,area+EX_PPR(r13); \
  201. std r10,HSTATE_PPR(r13); \
  202. END_FTR_SECTION_NESTED(CPU_FTR_HAS_PPR,CPU_FTR_HAS_PPR,948); \
  203. ld r10,area+EX_R10(r13); \
  204. stw r9,HSTATE_SCRATCH1(r13); \
  205. ld r9,area+EX_R9(r13); \
  206. std r12,HSTATE_SCRATCH0(r13); \
  207. li r12,n; \
  208. b kvmppc_interrupt
  209. #define __KVM_HANDLER_SKIP(area, h, n) \
  210. do_kvm_##n: \
  211. cmpwi r10,KVM_GUEST_MODE_SKIP; \
  212. ld r10,area+EX_R10(r13); \
  213. beq 89f; \
  214. stw r9,HSTATE_SCRATCH1(r13); \
  215. BEGIN_FTR_SECTION_NESTED(948) \
  216. ld r9,area+EX_PPR(r13); \
  217. std r9,HSTATE_PPR(r13); \
  218. END_FTR_SECTION_NESTED(CPU_FTR_HAS_PPR,CPU_FTR_HAS_PPR,948); \
  219. ld r9,area+EX_R9(r13); \
  220. std r12,HSTATE_SCRATCH0(r13); \
  221. li r12,n; \
  222. b kvmppc_interrupt; \
  223. 89: mtocrf 0x80,r9; \
  224. ld r9,area+EX_R9(r13); \
  225. b kvmppc_skip_##h##interrupt
  226. #ifdef CONFIG_KVM_BOOK3S_64_HANDLER
  227. #define KVMTEST(n) __KVMTEST(n)
  228. #define KVM_HANDLER(area, h, n) __KVM_HANDLER(area, h, n)
  229. #define KVM_HANDLER_SKIP(area, h, n) __KVM_HANDLER_SKIP(area, h, n)
  230. #else
  231. #define KVMTEST(n)
  232. #define KVM_HANDLER(area, h, n)
  233. #define KVM_HANDLER_SKIP(area, h, n)
  234. #endif
  235. #define NOTEST(n)
  236. /*
  237. * The common exception prolog is used for all except a few exceptions
  238. * such as a segment miss on a kernel address. We have to be prepared
  239. * to take another exception from the point where we first touch the
  240. * kernel stack onwards.
  241. *
  242. * On entry r13 points to the paca, r9-r13 are saved in the paca,
  243. * r9 contains the saved CR, r11 and r12 contain the saved SRR0 and
  244. * SRR1, and relocation is on.
  245. */
  246. #define EXCEPTION_PROLOG_COMMON(n, area) \
  247. andi. r10,r12,MSR_PR; /* See if coming from user */ \
  248. mr r10,r1; /* Save r1 */ \
  249. subi r1,r1,INT_FRAME_SIZE; /* alloc frame on kernel stack */ \
  250. beq- 1f; \
  251. ld r1,PACAKSAVE(r13); /* kernel stack to use */ \
  252. 1: cmpdi cr1,r1,-INT_FRAME_SIZE; /* check if r1 is in userspace */ \
  253. blt+ cr1,3f; /* abort if it is */ \
  254. li r1,(n); /* will be reloaded later */ \
  255. sth r1,PACA_TRAP_SAVE(r13); \
  256. std r3,area+EX_R3(r13); \
  257. addi r3,r13,area; /* r3 -> where regs are saved*/ \
  258. RESTORE_CTR(r1, area); \
  259. b bad_stack; \
  260. 3: std r9,_CCR(r1); /* save CR in stackframe */ \
  261. std r11,_NIP(r1); /* save SRR0 in stackframe */ \
  262. std r12,_MSR(r1); /* save SRR1 in stackframe */ \
  263. std r10,0(r1); /* make stack chain pointer */ \
  264. std r0,GPR0(r1); /* save r0 in stackframe */ \
  265. std r10,GPR1(r1); /* save r1 in stackframe */ \
  266. beq 4f; /* if from kernel mode */ \
  267. ACCOUNT_CPU_USER_ENTRY(r13, r9, r10); \
  268. SAVE_PPR(area, r9, r10); \
  269. 4: EXCEPTION_PROLOG_COMMON_2(area) \
  270. EXCEPTION_PROLOG_COMMON_3(n) \
  271. ACCOUNT_STOLEN_TIME
  272. /* Save original regs values from save area to stack frame. */
  273. #define EXCEPTION_PROLOG_COMMON_2(area) \
  274. ld r9,area+EX_R9(r13); /* move r9, r10 to stackframe */ \
  275. ld r10,area+EX_R10(r13); \
  276. std r9,GPR9(r1); \
  277. std r10,GPR10(r1); \
  278. ld r9,area+EX_R11(r13); /* move r11 - r13 to stackframe */ \
  279. ld r10,area+EX_R12(r13); \
  280. ld r11,area+EX_R13(r13); \
  281. std r9,GPR11(r1); \
  282. std r10,GPR12(r1); \
  283. std r11,GPR13(r1); \
  284. BEGIN_FTR_SECTION_NESTED(66); \
  285. ld r10,area+EX_CFAR(r13); \
  286. std r10,ORIG_GPR3(r1); \
  287. END_FTR_SECTION_NESTED(CPU_FTR_CFAR, CPU_FTR_CFAR, 66); \
  288. GET_CTR(r10, area); \
  289. std r10,_CTR(r1);
  290. #define EXCEPTION_PROLOG_COMMON_3(n) \
  291. std r2,GPR2(r1); /* save r2 in stackframe */ \
  292. SAVE_4GPRS(3, r1); /* save r3 - r6 in stackframe */ \
  293. SAVE_2GPRS(7, r1); /* save r7, r8 in stackframe */ \
  294. mflr r9; /* Get LR, later save to stack */ \
  295. ld r2,PACATOC(r13); /* get kernel TOC into r2 */ \
  296. std r9,_LINK(r1); \
  297. lbz r10,PACASOFTIRQEN(r13); \
  298. mfspr r11,SPRN_XER; /* save XER in stackframe */ \
  299. std r10,SOFTE(r1); \
  300. std r11,_XER(r1); \
  301. li r9,(n)+1; \
  302. std r9,_TRAP(r1); /* set trap number */ \
  303. li r10,0; \
  304. ld r11,exception_marker@toc(r2); \
  305. std r10,RESULT(r1); /* clear regs->result */ \
  306. std r11,STACK_FRAME_OVERHEAD-16(r1); /* mark the frame */
  307. /*
  308. * Exception vectors.
  309. */
  310. #define STD_EXCEPTION_PSERIES(vec, label) \
  311. . = vec; \
  312. .globl label##_pSeries; \
  313. label##_pSeries: \
  314. SET_SCRATCH0(r13); /* save r13 */ \
  315. EXCEPTION_PROLOG_PSERIES(PACA_EXGEN, label##_common, \
  316. EXC_STD, KVMTEST, vec)
  317. /* Version of above for when we have to branch out-of-line */
  318. #define STD_EXCEPTION_PSERIES_OOL(vec, label) \
  319. .globl label##_pSeries; \
  320. label##_pSeries: \
  321. EXCEPTION_PROLOG_1(PACA_EXGEN, KVMTEST, vec); \
  322. EXCEPTION_PROLOG_PSERIES_1(label##_common, EXC_STD)
  323. #define STD_EXCEPTION_HV(loc, vec, label) \
  324. . = loc; \
  325. .globl label##_hv; \
  326. label##_hv: \
  327. SET_SCRATCH0(r13); /* save r13 */ \
  328. EXCEPTION_PROLOG_PSERIES(PACA_EXGEN, label##_common, \
  329. EXC_HV, KVMTEST, vec)
  330. /* Version of above for when we have to branch out-of-line */
  331. #define STD_EXCEPTION_HV_OOL(vec, label) \
  332. .globl label##_hv; \
  333. label##_hv: \
  334. EXCEPTION_PROLOG_1(PACA_EXGEN, KVMTEST, vec); \
  335. EXCEPTION_PROLOG_PSERIES_1(label##_common, EXC_HV)
  336. #define STD_RELON_EXCEPTION_PSERIES(loc, vec, label) \
  337. . = loc; \
  338. .globl label##_relon_pSeries; \
  339. label##_relon_pSeries: \
  340. /* No guest interrupts come through here */ \
  341. SET_SCRATCH0(r13); /* save r13 */ \
  342. EXCEPTION_RELON_PROLOG_PSERIES(PACA_EXGEN, label##_common, \
  343. EXC_STD, NOTEST, vec)
  344. #define STD_RELON_EXCEPTION_PSERIES_OOL(vec, label) \
  345. .globl label##_relon_pSeries; \
  346. label##_relon_pSeries: \
  347. EXCEPTION_PROLOG_1(PACA_EXGEN, NOTEST, vec); \
  348. EXCEPTION_RELON_PROLOG_PSERIES_1(label##_common, EXC_STD)
  349. #define STD_RELON_EXCEPTION_HV(loc, vec, label) \
  350. . = loc; \
  351. .globl label##_relon_hv; \
  352. label##_relon_hv: \
  353. /* No guest interrupts come through here */ \
  354. SET_SCRATCH0(r13); /* save r13 */ \
  355. EXCEPTION_RELON_PROLOG_PSERIES(PACA_EXGEN, label##_common, \
  356. EXC_HV, NOTEST, vec)
  357. #define STD_RELON_EXCEPTION_HV_OOL(vec, label) \
  358. .globl label##_relon_hv; \
  359. label##_relon_hv: \
  360. EXCEPTION_PROLOG_1(PACA_EXGEN, NOTEST, vec); \
  361. EXCEPTION_RELON_PROLOG_PSERIES_1(label##_common, EXC_HV)
  362. /* This associate vector numbers with bits in paca->irq_happened */
  363. #define SOFTEN_VALUE_0x500 PACA_IRQ_EE
  364. #define SOFTEN_VALUE_0x502 PACA_IRQ_EE
  365. #define SOFTEN_VALUE_0x900 PACA_IRQ_DEC
  366. #define SOFTEN_VALUE_0x982 PACA_IRQ_DEC
  367. #define SOFTEN_VALUE_0xa00 PACA_IRQ_DBELL
  368. #define SOFTEN_VALUE_0xe80 PACA_IRQ_DBELL
  369. #define SOFTEN_VALUE_0xe82 PACA_IRQ_DBELL
  370. #define SOFTEN_VALUE_0xe60 PACA_IRQ_HMI
  371. #define SOFTEN_VALUE_0xe62 PACA_IRQ_HMI
  372. #define SOFTEN_VALUE_0xea0 PACA_IRQ_EE
  373. #define SOFTEN_VALUE_0xea2 PACA_IRQ_EE
  374. #define __SOFTEN_TEST(h, vec) \
  375. lbz r10,PACASOFTIRQEN(r13); \
  376. cmpwi r10,0; \
  377. li r10,SOFTEN_VALUE_##vec; \
  378. beq masked_##h##interrupt
  379. #define _SOFTEN_TEST(h, vec) __SOFTEN_TEST(h, vec)
  380. #define SOFTEN_TEST_PR(vec) \
  381. KVMTEST(vec); \
  382. _SOFTEN_TEST(EXC_STD, vec)
  383. #define SOFTEN_TEST_HV(vec) \
  384. KVMTEST(vec); \
  385. _SOFTEN_TEST(EXC_HV, vec)
  386. #define SOFTEN_NOTEST_PR(vec) _SOFTEN_TEST(EXC_STD, vec)
  387. #define SOFTEN_NOTEST_HV(vec) _SOFTEN_TEST(EXC_HV, vec)
  388. #define __MASKABLE_EXCEPTION_PSERIES(vec, label, h, extra) \
  389. SET_SCRATCH0(r13); /* save r13 */ \
  390. EXCEPTION_PROLOG_0(PACA_EXGEN); \
  391. __EXCEPTION_PROLOG_1(PACA_EXGEN, extra, vec); \
  392. EXCEPTION_PROLOG_PSERIES_1(label##_common, h);
  393. #define _MASKABLE_EXCEPTION_PSERIES(vec, label, h, extra) \
  394. __MASKABLE_EXCEPTION_PSERIES(vec, label, h, extra)
  395. #define MASKABLE_EXCEPTION_PSERIES(loc, vec, label) \
  396. . = loc; \
  397. .globl label##_pSeries; \
  398. label##_pSeries: \
  399. _MASKABLE_EXCEPTION_PSERIES(vec, label, \
  400. EXC_STD, SOFTEN_TEST_PR)
  401. #define MASKABLE_EXCEPTION_HV(loc, vec, label) \
  402. . = loc; \
  403. .globl label##_hv; \
  404. label##_hv: \
  405. _MASKABLE_EXCEPTION_PSERIES(vec, label, \
  406. EXC_HV, SOFTEN_TEST_HV)
  407. #define MASKABLE_EXCEPTION_HV_OOL(vec, label) \
  408. .globl label##_hv; \
  409. label##_hv: \
  410. EXCEPTION_PROLOG_1(PACA_EXGEN, SOFTEN_TEST_HV, vec); \
  411. EXCEPTION_PROLOG_PSERIES_1(label##_common, EXC_HV);
  412. #define __MASKABLE_RELON_EXCEPTION_PSERIES(vec, label, h, extra) \
  413. SET_SCRATCH0(r13); /* save r13 */ \
  414. EXCEPTION_PROLOG_0(PACA_EXGEN); \
  415. __EXCEPTION_PROLOG_1(PACA_EXGEN, extra, vec); \
  416. EXCEPTION_RELON_PROLOG_PSERIES_1(label##_common, h);
  417. #define _MASKABLE_RELON_EXCEPTION_PSERIES(vec, label, h, extra) \
  418. __MASKABLE_RELON_EXCEPTION_PSERIES(vec, label, h, extra)
  419. #define MASKABLE_RELON_EXCEPTION_PSERIES(loc, vec, label) \
  420. . = loc; \
  421. .globl label##_relon_pSeries; \
  422. label##_relon_pSeries: \
  423. _MASKABLE_RELON_EXCEPTION_PSERIES(vec, label, \
  424. EXC_STD, SOFTEN_NOTEST_PR)
  425. #define MASKABLE_RELON_EXCEPTION_HV(loc, vec, label) \
  426. . = loc; \
  427. .globl label##_relon_hv; \
  428. label##_relon_hv: \
  429. _MASKABLE_RELON_EXCEPTION_PSERIES(vec, label, \
  430. EXC_HV, SOFTEN_NOTEST_HV)
  431. #define MASKABLE_RELON_EXCEPTION_HV_OOL(vec, label) \
  432. .globl label##_relon_hv; \
  433. label##_relon_hv: \
  434. EXCEPTION_PROLOG_1(PACA_EXGEN, SOFTEN_NOTEST_HV, vec); \
  435. EXCEPTION_PROLOG_PSERIES_1(label##_common, EXC_HV);
  436. /*
  437. * Our exception common code can be passed various "additions"
  438. * to specify the behaviour of interrupts, whether to kick the
  439. * runlatch, etc...
  440. */
  441. /*
  442. * This addition reconciles our actual IRQ state with the various software
  443. * flags that track it. This may call C code.
  444. */
  445. #define ADD_RECONCILE RECONCILE_IRQ_STATE(r10,r11)
  446. #define ADD_NVGPRS \
  447. bl save_nvgprs
  448. #define RUNLATCH_ON \
  449. BEGIN_FTR_SECTION \
  450. CURRENT_THREAD_INFO(r3, r1); \
  451. ld r4,TI_LOCAL_FLAGS(r3); \
  452. andi. r0,r4,_TLF_RUNLATCH; \
  453. beql ppc64_runlatch_on_trampoline; \
  454. END_FTR_SECTION_IFSET(CPU_FTR_CTRL)
  455. #define EXCEPTION_COMMON(trap, label, hdlr, ret, additions) \
  456. .align 7; \
  457. .globl label##_common; \
  458. label##_common: \
  459. EXCEPTION_PROLOG_COMMON(trap, PACA_EXGEN); \
  460. /* Volatile regs are potentially clobbered here */ \
  461. additions; \
  462. addi r3,r1,STACK_FRAME_OVERHEAD; \
  463. bl hdlr; \
  464. b ret
  465. #define STD_EXCEPTION_COMMON(trap, label, hdlr) \
  466. EXCEPTION_COMMON(trap, label, hdlr, ret_from_except, \
  467. ADD_NVGPRS;ADD_RECONCILE)
  468. /*
  469. * Like STD_EXCEPTION_COMMON, but for exceptions that can occur
  470. * in the idle task and therefore need the special idle handling
  471. * (finish nap and runlatch)
  472. */
  473. #define STD_EXCEPTION_COMMON_ASYNC(trap, label, hdlr) \
  474. EXCEPTION_COMMON(trap, label, hdlr, ret_from_except_lite, \
  475. FINISH_NAP;ADD_RECONCILE;RUNLATCH_ON)
  476. /*
  477. * When the idle code in power4_idle puts the CPU into NAP mode,
  478. * it has to do so in a loop, and relies on the external interrupt
  479. * and decrementer interrupt entry code to get it out of the loop.
  480. * It sets the _TLF_NAPPING bit in current_thread_info()->local_flags
  481. * to signal that it is in the loop and needs help to get out.
  482. */
  483. #ifdef CONFIG_PPC_970_NAP
  484. #define FINISH_NAP \
  485. BEGIN_FTR_SECTION \
  486. CURRENT_THREAD_INFO(r11, r1); \
  487. ld r9,TI_LOCAL_FLAGS(r11); \
  488. andi. r10,r9,_TLF_NAPPING; \
  489. bnel power4_fixup_nap; \
  490. END_FTR_SECTION_IFSET(CPU_FTR_CAN_NAP)
  491. #else
  492. #define FINISH_NAP
  493. #endif
  494. #endif /* _ASM_POWERPC_EXCEPTION_H */