amdgpu_ttm.h 4.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121
  1. /*
  2. * Copyright 2016 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. */
  23. #ifndef __AMDGPU_TTM_H__
  24. #define __AMDGPU_TTM_H__
  25. #include "amdgpu.h"
  26. #include <drm/gpu_scheduler.h>
  27. #define AMDGPU_PL_GDS (TTM_PL_PRIV + 0)
  28. #define AMDGPU_PL_GWS (TTM_PL_PRIV + 1)
  29. #define AMDGPU_PL_OA (TTM_PL_PRIV + 2)
  30. #define AMDGPU_PL_FLAG_GDS (TTM_PL_FLAG_PRIV << 0)
  31. #define AMDGPU_PL_FLAG_GWS (TTM_PL_FLAG_PRIV << 1)
  32. #define AMDGPU_PL_FLAG_OA (TTM_PL_FLAG_PRIV << 2)
  33. #define AMDGPU_GTT_MAX_TRANSFER_SIZE 512
  34. #define AMDGPU_GTT_NUM_TRANSFER_WINDOWS 2
  35. struct amdgpu_mman {
  36. struct ttm_bo_global_ref bo_global_ref;
  37. struct drm_global_reference mem_global_ref;
  38. struct ttm_bo_device bdev;
  39. bool mem_global_referenced;
  40. bool initialized;
  41. void __iomem *aper_base_kaddr;
  42. #if defined(CONFIG_DEBUG_FS)
  43. struct dentry *debugfs_entries[8];
  44. #endif
  45. /* buffer handling */
  46. const struct amdgpu_buffer_funcs *buffer_funcs;
  47. struct amdgpu_ring *buffer_funcs_ring;
  48. bool buffer_funcs_enabled;
  49. struct mutex gtt_window_lock;
  50. /* Scheduler entity for buffer moves */
  51. struct drm_sched_entity entity;
  52. };
  53. struct amdgpu_copy_mem {
  54. struct ttm_buffer_object *bo;
  55. struct ttm_mem_reg *mem;
  56. unsigned long offset;
  57. };
  58. extern const struct ttm_mem_type_manager_func amdgpu_gtt_mgr_func;
  59. extern const struct ttm_mem_type_manager_func amdgpu_vram_mgr_func;
  60. bool amdgpu_gtt_mgr_has_gart_addr(struct ttm_mem_reg *mem);
  61. uint64_t amdgpu_gtt_mgr_usage(struct ttm_mem_type_manager *man);
  62. int amdgpu_gtt_mgr_recover(struct ttm_mem_type_manager *man);
  63. uint64_t amdgpu_vram_mgr_usage(struct ttm_mem_type_manager *man);
  64. uint64_t amdgpu_vram_mgr_vis_usage(struct ttm_mem_type_manager *man);
  65. int amdgpu_ttm_init(struct amdgpu_device *adev);
  66. void amdgpu_ttm_late_init(struct amdgpu_device *adev);
  67. void amdgpu_ttm_fini(struct amdgpu_device *adev);
  68. void amdgpu_ttm_set_buffer_funcs_status(struct amdgpu_device *adev,
  69. bool enable);
  70. int amdgpu_copy_buffer(struct amdgpu_ring *ring, uint64_t src_offset,
  71. uint64_t dst_offset, uint32_t byte_count,
  72. struct reservation_object *resv,
  73. struct dma_fence **fence, bool direct_submit,
  74. bool vm_needs_flush);
  75. int amdgpu_ttm_copy_mem_to_mem(struct amdgpu_device *adev,
  76. struct amdgpu_copy_mem *src,
  77. struct amdgpu_copy_mem *dst,
  78. uint64_t size,
  79. struct reservation_object *resv,
  80. struct dma_fence **f);
  81. int amdgpu_fill_buffer(struct amdgpu_bo *bo,
  82. uint32_t src_data,
  83. struct reservation_object *resv,
  84. struct dma_fence **fence);
  85. int amdgpu_mmap(struct file *filp, struct vm_area_struct *vma);
  86. int amdgpu_ttm_alloc_gart(struct ttm_buffer_object *bo);
  87. int amdgpu_ttm_recover_gart(struct ttm_buffer_object *tbo);
  88. int amdgpu_ttm_tt_get_user_pages(struct ttm_tt *ttm, struct page **pages);
  89. void amdgpu_ttm_tt_set_user_pages(struct ttm_tt *ttm, struct page **pages);
  90. void amdgpu_ttm_tt_mark_user_pages(struct ttm_tt *ttm);
  91. int amdgpu_ttm_tt_set_userptr(struct ttm_tt *ttm, uint64_t addr,
  92. uint32_t flags);
  93. bool amdgpu_ttm_tt_has_userptr(struct ttm_tt *ttm);
  94. struct mm_struct *amdgpu_ttm_tt_get_usermm(struct ttm_tt *ttm);
  95. bool amdgpu_ttm_tt_affect_userptr(struct ttm_tt *ttm, unsigned long start,
  96. unsigned long end);
  97. bool amdgpu_ttm_tt_userptr_invalidated(struct ttm_tt *ttm,
  98. int *last_invalidated);
  99. bool amdgpu_ttm_tt_userptr_needs_pages(struct ttm_tt *ttm);
  100. bool amdgpu_ttm_tt_is_readonly(struct ttm_tt *ttm);
  101. uint64_t amdgpu_ttm_tt_pte_flags(struct amdgpu_device *adev, struct ttm_tt *ttm,
  102. struct ttm_mem_reg *mem);
  103. #endif