amdgpu_vce.h 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748
  1. /*
  2. * Copyright 2014 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. */
  23. #ifndef __AMDGPU_VCE_H__
  24. #define __AMDGPU_VCE_H__
  25. int amdgpu_vce_sw_init(struct amdgpu_device *adev, unsigned long size);
  26. int amdgpu_vce_sw_fini(struct amdgpu_device *adev);
  27. int amdgpu_vce_suspend(struct amdgpu_device *adev);
  28. int amdgpu_vce_resume(struct amdgpu_device *adev);
  29. int amdgpu_vce_get_create_msg(struct amdgpu_ring *ring, uint32_t handle,
  30. struct fence **fence);
  31. int amdgpu_vce_get_destroy_msg(struct amdgpu_ring *ring, uint32_t handle,
  32. bool direct, struct fence **fence);
  33. void amdgpu_vce_free_handles(struct amdgpu_device *adev, struct drm_file *filp);
  34. int amdgpu_vce_ring_parse_cs(struct amdgpu_cs_parser *p, uint32_t ib_idx);
  35. void amdgpu_vce_ring_emit_ib(struct amdgpu_ring *ring, struct amdgpu_ib *ib,
  36. unsigned vm_id, bool ctx_switch);
  37. void amdgpu_vce_ring_emit_fence(struct amdgpu_ring *ring, u64 addr, u64 seq,
  38. unsigned flags);
  39. int amdgpu_vce_ring_test_ring(struct amdgpu_ring *ring);
  40. int amdgpu_vce_ring_test_ib(struct amdgpu_ring *ring, long timeout);
  41. void amdgpu_vce_ring_begin_use(struct amdgpu_ring *ring);
  42. void amdgpu_vce_ring_end_use(struct amdgpu_ring *ring);
  43. unsigned amdgpu_vce_ring_get_emit_ib_size(struct amdgpu_ring *ring);
  44. unsigned amdgpu_vce_ring_get_dma_frame_size(struct amdgpu_ring *ring);
  45. #endif