amdgpu_ttm.h 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990
  1. /*
  2. * Copyright 2016 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. */
  23. #ifndef __AMDGPU_TTM_H__
  24. #define __AMDGPU_TTM_H__
  25. #include "gpu_scheduler.h"
  26. #define AMDGPU_PL_GDS (TTM_PL_PRIV + 0)
  27. #define AMDGPU_PL_GWS (TTM_PL_PRIV + 1)
  28. #define AMDGPU_PL_OA (TTM_PL_PRIV + 2)
  29. #define AMDGPU_PL_FLAG_GDS (TTM_PL_FLAG_PRIV << 0)
  30. #define AMDGPU_PL_FLAG_GWS (TTM_PL_FLAG_PRIV << 1)
  31. #define AMDGPU_PL_FLAG_OA (TTM_PL_FLAG_PRIV << 2)
  32. #define AMDGPU_TTM_LRU_SIZE 20
  33. struct amdgpu_mman_lru {
  34. struct list_head *lru[TTM_NUM_MEM_TYPES];
  35. struct list_head *swap_lru;
  36. };
  37. struct amdgpu_mman {
  38. struct ttm_bo_global_ref bo_global_ref;
  39. struct drm_global_reference mem_global_ref;
  40. struct ttm_bo_device bdev;
  41. bool mem_global_referenced;
  42. bool initialized;
  43. #if defined(CONFIG_DEBUG_FS)
  44. struct dentry *vram;
  45. struct dentry *gtt;
  46. #endif
  47. /* buffer handling */
  48. const struct amdgpu_buffer_funcs *buffer_funcs;
  49. struct amdgpu_ring *buffer_funcs_ring;
  50. /* Scheduler entity for buffer moves */
  51. struct amd_sched_entity entity;
  52. /* custom LRU management */
  53. struct amdgpu_mman_lru log2_size[AMDGPU_TTM_LRU_SIZE];
  54. /* guard for log2_size array, don't add anything in between */
  55. struct amdgpu_mman_lru guard;
  56. };
  57. extern const struct ttm_mem_type_manager_func amdgpu_gtt_mgr_func;
  58. int amdgpu_gtt_mgr_alloc(struct ttm_mem_type_manager *man,
  59. struct ttm_buffer_object *tbo,
  60. const struct ttm_place *place,
  61. struct ttm_mem_reg *mem);
  62. int amdgpu_copy_buffer(struct amdgpu_ring *ring,
  63. uint64_t src_offset,
  64. uint64_t dst_offset,
  65. uint32_t byte_count,
  66. struct reservation_object *resv,
  67. struct fence **fence, bool direct_submit);
  68. int amdgpu_fill_buffer(struct amdgpu_bo *bo,
  69. uint32_t src_data,
  70. struct reservation_object *resv,
  71. struct fence **fence);
  72. int amdgpu_mmap(struct file *filp, struct vm_area_struct *vma);
  73. bool amdgpu_ttm_is_bound(struct ttm_tt *ttm);
  74. int amdgpu_ttm_bind(struct ttm_buffer_object *bo, struct ttm_mem_reg *bo_mem);
  75. #endif