esr.h 3.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108
  1. /*
  2. * Copyright (C) 2013 - ARM Ltd
  3. * Author: Marc Zyngier <marc.zyngier@arm.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License
  15. * along with this program. If not, see <http://www.gnu.org/licenses/>.
  16. */
  17. #ifndef __ASM_ESR_H
  18. #define __ASM_ESR_H
  19. #define ESR_ELx_EC_UNKNOWN (0x00)
  20. #define ESR_ELx_EC_WFx (0x01)
  21. /* Unallocated EC: 0x02 */
  22. #define ESR_ELx_EC_CP15_32 (0x03)
  23. #define ESR_ELx_EC_CP15_64 (0x04)
  24. #define ESR_ELx_EC_CP14_MR (0x05)
  25. #define ESR_ELx_EC_CP14_LS (0x06)
  26. #define ESR_ELx_EC_FP_ASIMD (0x07)
  27. #define ESR_ELx_EC_CP10_ID (0x08)
  28. /* Unallocated EC: 0x09 - 0x0B */
  29. #define ESR_ELx_EC_CP14_64 (0x0C)
  30. /* Unallocated EC: 0x0d */
  31. #define ESR_ELx_EC_ILL (0x0E)
  32. /* Unallocated EC: 0x0F - 0x10 */
  33. #define ESR_ELx_EC_SVC32 (0x11)
  34. #define ESR_ELx_EC_HVC32 (0x12)
  35. #define ESR_ELx_EC_SMC32 (0x13)
  36. /* Unallocated EC: 0x14 */
  37. #define ESR_ELx_EC_SVC64 (0x15)
  38. #define ESR_ELx_EC_HVC64 (0x16)
  39. #define ESR_ELx_EC_SMC64 (0x17)
  40. #define ESR_ELx_EC_SYS64 (0x18)
  41. /* Unallocated EC: 0x19 - 0x1E */
  42. #define ESR_ELx_EC_IMP_DEF (0x1f)
  43. #define ESR_ELx_EC_IABT_LOW (0x20)
  44. #define ESR_ELx_EC_IABT_CUR (0x21)
  45. #define ESR_ELx_EC_PC_ALIGN (0x22)
  46. /* Unallocated EC: 0x23 */
  47. #define ESR_ELx_EC_DABT_LOW (0x24)
  48. #define ESR_ELx_EC_DABT_CUR (0x25)
  49. #define ESR_ELx_EC_SP_ALIGN (0x26)
  50. /* Unallocated EC: 0x27 */
  51. #define ESR_ELx_EC_FP_EXC32 (0x28)
  52. /* Unallocated EC: 0x29 - 0x2B */
  53. #define ESR_ELx_EC_FP_EXC64 (0x2C)
  54. /* Unallocated EC: 0x2D - 0x2E */
  55. #define ESR_ELx_EC_SERROR (0x2F)
  56. #define ESR_ELx_EC_BREAKPT_LOW (0x30)
  57. #define ESR_ELx_EC_BREAKPT_CUR (0x31)
  58. #define ESR_ELx_EC_SOFTSTP_LOW (0x32)
  59. #define ESR_ELx_EC_SOFTSTP_CUR (0x33)
  60. #define ESR_ELx_EC_WATCHPT_LOW (0x34)
  61. #define ESR_ELx_EC_WATCHPT_CUR (0x35)
  62. /* Unallocated EC: 0x36 - 0x37 */
  63. #define ESR_ELx_EC_BKPT32 (0x38)
  64. /* Unallocated EC: 0x39 */
  65. #define ESR_ELx_EC_VECTOR32 (0x3A)
  66. /* Unallocted EC: 0x3B */
  67. #define ESR_ELx_EC_BRK64 (0x3C)
  68. /* Unallocated EC: 0x3D - 0x3F */
  69. #define ESR_ELx_EC_MAX (0x3F)
  70. #define ESR_ELx_EC_SHIFT (26)
  71. #define ESR_ELx_EC_MASK (UL(0x3F) << ESR_ELx_EC_SHIFT)
  72. #define ESR_ELx_IL (UL(1) << 25)
  73. #define ESR_ELx_ISS_MASK (ESR_ELx_IL - 1)
  74. #define ESR_ELx_ISV (UL(1) << 24)
  75. #define ESR_ELx_SAS_SHIFT (22)
  76. #define ESR_ELx_SAS (UL(3) << ESR_ELx_SAS_SHIFT)
  77. #define ESR_ELx_SSE (UL(1) << 21)
  78. #define ESR_ELx_SRT_SHIFT (16)
  79. #define ESR_ELx_SRT_MASK (UL(0x1F) << ESR_ELx_SRT_SHIFT)
  80. #define ESR_ELx_SF (UL(1) << 15)
  81. #define ESR_ELx_AR (UL(1) << 14)
  82. #define ESR_ELx_EA (UL(1) << 9)
  83. #define ESR_ELx_CM (UL(1) << 8)
  84. #define ESR_ELx_S1PTW (UL(1) << 7)
  85. #define ESR_ELx_WNR (UL(1) << 6)
  86. #define ESR_ELx_FSC (0x3F)
  87. #define ESR_ELx_FSC_TYPE (0x3C)
  88. #define ESR_ELx_FSC_EXTABT (0x10)
  89. #define ESR_ELx_FSC_ACCESS (0x08)
  90. #define ESR_ELx_FSC_FAULT (0x04)
  91. #define ESR_ELx_FSC_PERM (0x0C)
  92. #define ESR_ELx_CV (UL(1) << 24)
  93. #define ESR_ELx_COND_SHIFT (20)
  94. #define ESR_ELx_COND_MASK (UL(0xF) << ESR_ELx_COND_SHIFT)
  95. #define ESR_ELx_WFx_ISS_WFE (UL(1) << 0)
  96. #define ESR_ELx_xVC_IMM_MASK ((1UL << 16) - 1)
  97. #ifndef __ASSEMBLY__
  98. #include <asm/types.h>
  99. const char *esr_get_class_string(u32 esr);
  100. #endif /* __ASSEMBLY */
  101. #endif /* __ASM_ESR_H */