cpu.c 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159
  1. /*
  2. * Copyright (C) ST-Ericsson SA 2010
  3. *
  4. * Author: Rabin Vincent <rabin.vincent@stericsson.com> for ST-Ericsson
  5. * Author: Lee Jones <lee.jones@linaro.org> for ST-Ericsson
  6. * License terms: GNU General Public License (GPL) version 2
  7. */
  8. #include <linux/platform_device.h>
  9. #include <linux/io.h>
  10. #include <linux/mfd/dbx500-prcmu.h>
  11. #include <linux/clksrc-dbx500-prcmu.h>
  12. #include <linux/sys_soc.h>
  13. #include <linux/err.h>
  14. #include <linux/slab.h>
  15. #include <linux/stat.h>
  16. #include <linux/of.h>
  17. #include <linux/of_irq.h>
  18. #include <linux/of_address.h>
  19. #include <linux/irq.h>
  20. #include <linux/irqchip.h>
  21. #include <linux/irqchip/arm-gic.h>
  22. #include <linux/platform_data/clk-ux500.h>
  23. #include <linux/platform_data/arm-ux500-pm.h>
  24. #include <asm/mach/map.h>
  25. #include "setup.h"
  26. #include "board-mop500.h"
  27. #include "db8500-regs.h"
  28. #include "id.h"
  29. void ux500_restart(enum reboot_mode mode, const char *cmd)
  30. {
  31. local_irq_disable();
  32. local_fiq_disable();
  33. prcmu_system_reset(0);
  34. }
  35. /*
  36. * FIXME: Should we set up the GPIO domain here?
  37. *
  38. * The problem is that we cannot put the interrupt resources into the platform
  39. * device until the irqdomain has been added. Right now, we set the GIC interrupt
  40. * domain from init_irq(), then load the gpio driver from
  41. * core_initcall(nmk_gpio_init) and add the platform devices from
  42. * arch_initcall(customize_machine).
  43. *
  44. * This feels fragile because it depends on the gpio device getting probed
  45. * _before_ any device uses the gpio interrupts.
  46. */
  47. void __init ux500_init_irq(void)
  48. {
  49. struct device_node *np;
  50. struct resource r;
  51. gic_set_irqchip_flags(IRQCHIP_SKIP_SET_WAKE | IRQCHIP_MASK_ON_SUSPEND);
  52. irqchip_init();
  53. np = of_find_compatible_node(NULL, NULL, "stericsson,db8500-prcmu");
  54. of_address_to_resource(np, 0, &r);
  55. of_node_put(np);
  56. if (!r.start) {
  57. pr_err("could not find PRCMU base resource\n");
  58. return;
  59. }
  60. prcmu_early_init(r.start, r.end-r.start);
  61. ux500_pm_init(r.start, r.end-r.start);
  62. /*
  63. * Init clocks here so that they are available for system timer
  64. * initialization.
  65. */
  66. if (cpu_is_u8500_family()) {
  67. u8500_of_clk_init(U8500_CLKRST1_BASE,
  68. U8500_CLKRST2_BASE,
  69. U8500_CLKRST3_BASE,
  70. U8500_CLKRST5_BASE,
  71. U8500_CLKRST6_BASE);
  72. } else if (cpu_is_u9540()) {
  73. u9540_clk_init(U8500_CLKRST1_BASE, U8500_CLKRST2_BASE,
  74. U8500_CLKRST3_BASE, U8500_CLKRST5_BASE,
  75. U8500_CLKRST6_BASE);
  76. } else if (cpu_is_u8540()) {
  77. u8540_clk_init(U8500_CLKRST1_BASE, U8500_CLKRST2_BASE,
  78. U8500_CLKRST3_BASE, U8500_CLKRST5_BASE,
  79. U8500_CLKRST6_BASE);
  80. }
  81. }
  82. static const char * __init ux500_get_machine(void)
  83. {
  84. return kasprintf(GFP_KERNEL, "DB%4x", dbx500_partnumber());
  85. }
  86. static const char * __init ux500_get_family(void)
  87. {
  88. return kasprintf(GFP_KERNEL, "ux500");
  89. }
  90. static const char * __init ux500_get_revision(void)
  91. {
  92. unsigned int rev = dbx500_revision();
  93. if (rev == 0x01)
  94. return kasprintf(GFP_KERNEL, "%s", "ED");
  95. else if (rev >= 0xA0)
  96. return kasprintf(GFP_KERNEL, "%d.%d",
  97. (rev >> 4) - 0xA + 1, rev & 0xf);
  98. return kasprintf(GFP_KERNEL, "%s", "Unknown");
  99. }
  100. static ssize_t ux500_get_process(struct device *dev,
  101. struct device_attribute *attr,
  102. char *buf)
  103. {
  104. if (dbx500_id.process == 0x00)
  105. return sprintf(buf, "Standard\n");
  106. return sprintf(buf, "%02xnm\n", dbx500_id.process);
  107. }
  108. static void __init soc_info_populate(struct soc_device_attribute *soc_dev_attr,
  109. const char *soc_id)
  110. {
  111. soc_dev_attr->soc_id = soc_id;
  112. soc_dev_attr->machine = ux500_get_machine();
  113. soc_dev_attr->family = ux500_get_family();
  114. soc_dev_attr->revision = ux500_get_revision();
  115. }
  116. static const struct device_attribute ux500_soc_attr =
  117. __ATTR(process, S_IRUGO, ux500_get_process, NULL);
  118. struct device * __init ux500_soc_device_init(const char *soc_id)
  119. {
  120. struct device *parent;
  121. struct soc_device *soc_dev;
  122. struct soc_device_attribute *soc_dev_attr;
  123. soc_dev_attr = kzalloc(sizeof(*soc_dev_attr), GFP_KERNEL);
  124. if (!soc_dev_attr)
  125. return ERR_PTR(-ENOMEM);
  126. soc_info_populate(soc_dev_attr, soc_id);
  127. soc_dev = soc_device_register(soc_dev_attr);
  128. if (IS_ERR(soc_dev)) {
  129. kfree(soc_dev_attr);
  130. return NULL;
  131. }
  132. parent = soc_device_to_device(soc_dev);
  133. device_create_file(parent, &ux500_soc_attr);
  134. return parent;
  135. }