exynos_drm_drv.h 9.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301
  1. /* exynos_drm_drv.h
  2. *
  3. * Copyright (c) 2011 Samsung Electronics Co., Ltd.
  4. * Authors:
  5. * Inki Dae <inki.dae@samsung.com>
  6. * Joonyoung Shim <jy0922.shim@samsung.com>
  7. * Seung-Woo Kim <sw0312.kim@samsung.com>
  8. *
  9. * This program is free software; you can redistribute it and/or modify it
  10. * under the terms of the GNU General Public License as published by the
  11. * Free Software Foundation; either version 2 of the License, or (at your
  12. * option) any later version.
  13. */
  14. #ifndef _EXYNOS_DRM_DRV_H_
  15. #define _EXYNOS_DRM_DRV_H_
  16. #include <drm/drmP.h>
  17. #include <linux/module.h>
  18. #define MAX_CRTC 3
  19. #define MAX_PLANE 5
  20. #define MAX_FB_BUFFER 4
  21. #define DEFAULT_WIN 0
  22. #define to_exynos_crtc(x) container_of(x, struct exynos_drm_crtc, base)
  23. #define to_exynos_plane(x) container_of(x, struct exynos_drm_plane, base)
  24. /* this enumerates display type. */
  25. enum exynos_drm_output_type {
  26. EXYNOS_DISPLAY_TYPE_NONE,
  27. /* RGB or CPU Interface. */
  28. EXYNOS_DISPLAY_TYPE_LCD,
  29. /* HDMI Interface. */
  30. EXYNOS_DISPLAY_TYPE_HDMI,
  31. /* Virtual Display Interface. */
  32. EXYNOS_DISPLAY_TYPE_VIDI,
  33. };
  34. struct exynos_drm_rect {
  35. unsigned int x, y;
  36. unsigned int w, h;
  37. };
  38. /*
  39. * Exynos drm plane state structure.
  40. *
  41. * @base: plane_state object (contains drm_framebuffer pointer)
  42. * @src: rectangle of the source image data to be displayed (clipped to
  43. * visible part).
  44. * @crtc: rectangle of the target image position on hardware screen
  45. * (clipped to visible part).
  46. * @h_ratio: horizontal scaling ratio, 16.16 fixed point
  47. * @v_ratio: vertical scaling ratio, 16.16 fixed point
  48. *
  49. * this structure consists plane state data that will be applied to hardware
  50. * specific overlay info.
  51. */
  52. struct exynos_drm_plane_state {
  53. struct drm_plane_state base;
  54. struct exynos_drm_rect crtc;
  55. struct exynos_drm_rect src;
  56. unsigned int h_ratio;
  57. unsigned int v_ratio;
  58. };
  59. static inline struct exynos_drm_plane_state *
  60. to_exynos_plane_state(struct drm_plane_state *state)
  61. {
  62. return container_of(state, struct exynos_drm_plane_state, base);
  63. }
  64. /*
  65. * Exynos drm common overlay structure.
  66. *
  67. * @base: plane object
  68. * @index: hardware index of the overlay layer
  69. *
  70. * this structure is common to exynos SoC and its contents would be copied
  71. * to hardware specific overlay info.
  72. */
  73. struct exynos_drm_plane {
  74. struct drm_plane base;
  75. const struct exynos_drm_plane_config *config;
  76. unsigned int index;
  77. };
  78. #define EXYNOS_DRM_PLANE_CAP_DOUBLE (1 << 0)
  79. #define EXYNOS_DRM_PLANE_CAP_SCALE (1 << 1)
  80. #define EXYNOS_DRM_PLANE_CAP_ZPOS (1 << 2)
  81. #define EXYNOS_DRM_PLANE_CAP_TILE (1 << 3)
  82. /*
  83. * Exynos DRM plane configuration structure.
  84. *
  85. * @zpos: initial z-position of the plane.
  86. * @type: type of the plane (primary, cursor or overlay).
  87. * @pixel_formats: supported pixel formats.
  88. * @num_pixel_formats: number of elements in 'pixel_formats'.
  89. * @capabilities: supported features (see EXYNOS_DRM_PLANE_CAP_*)
  90. */
  91. struct exynos_drm_plane_config {
  92. unsigned int zpos;
  93. enum drm_plane_type type;
  94. const uint32_t *pixel_formats;
  95. unsigned int num_pixel_formats;
  96. unsigned int capabilities;
  97. };
  98. /*
  99. * Exynos drm crtc ops
  100. *
  101. * @enable: enable the device
  102. * @disable: disable the device
  103. * @enable_vblank: specific driver callback for enabling vblank interrupt.
  104. * @disable_vblank: specific driver callback for disabling vblank interrupt.
  105. * @mode_valid: specific driver callback for mode validation
  106. * @atomic_check: validate state
  107. * @atomic_begin: prepare device to receive an update
  108. * @atomic_flush: mark the end of device update
  109. * @update_plane: apply hardware specific overlay data to registers.
  110. * @disable_plane: disable hardware specific overlay.
  111. * @te_handler: trigger to transfer video image at the tearing effect
  112. * synchronization signal if there is a page flip request.
  113. */
  114. struct exynos_drm_crtc;
  115. struct exynos_drm_crtc_ops {
  116. void (*enable)(struct exynos_drm_crtc *crtc);
  117. void (*disable)(struct exynos_drm_crtc *crtc);
  118. int (*enable_vblank)(struct exynos_drm_crtc *crtc);
  119. void (*disable_vblank)(struct exynos_drm_crtc *crtc);
  120. u32 (*get_vblank_counter)(struct exynos_drm_crtc *crtc);
  121. enum drm_mode_status (*mode_valid)(struct exynos_drm_crtc *crtc,
  122. const struct drm_display_mode *mode);
  123. bool (*mode_fixup)(struct exynos_drm_crtc *crtc,
  124. const struct drm_display_mode *mode,
  125. struct drm_display_mode *adjusted_mode);
  126. int (*atomic_check)(struct exynos_drm_crtc *crtc,
  127. struct drm_crtc_state *state);
  128. void (*atomic_begin)(struct exynos_drm_crtc *crtc);
  129. void (*update_plane)(struct exynos_drm_crtc *crtc,
  130. struct exynos_drm_plane *plane);
  131. void (*disable_plane)(struct exynos_drm_crtc *crtc,
  132. struct exynos_drm_plane *plane);
  133. void (*atomic_flush)(struct exynos_drm_crtc *crtc);
  134. void (*te_handler)(struct exynos_drm_crtc *crtc);
  135. };
  136. struct exynos_drm_clk {
  137. void (*enable)(struct exynos_drm_clk *clk, bool enable);
  138. };
  139. /*
  140. * Exynos specific crtc structure.
  141. *
  142. * @base: crtc object.
  143. * @type: one of EXYNOS_DISPLAY_TYPE_LCD and HDMI.
  144. * @ops: pointer to callbacks for exynos drm specific functionality
  145. * @ctx: A pointer to the crtc's implementation specific context
  146. * @pipe_clk: A pointer to the crtc's pipeline clock.
  147. */
  148. struct exynos_drm_crtc {
  149. struct drm_crtc base;
  150. enum exynos_drm_output_type type;
  151. const struct exynos_drm_crtc_ops *ops;
  152. void *ctx;
  153. struct exynos_drm_clk *pipe_clk;
  154. bool i80_mode : 1;
  155. };
  156. static inline void exynos_drm_pipe_clk_enable(struct exynos_drm_crtc *crtc,
  157. bool enable)
  158. {
  159. if (crtc->pipe_clk)
  160. crtc->pipe_clk->enable(crtc->pipe_clk, enable);
  161. }
  162. struct exynos_drm_g2d_private {
  163. struct device *dev;
  164. struct list_head inuse_cmdlist;
  165. struct list_head event_list;
  166. struct list_head userptr_list;
  167. };
  168. struct drm_exynos_file_private {
  169. struct exynos_drm_g2d_private *g2d_priv;
  170. struct device *ipp_dev;
  171. };
  172. /*
  173. * Exynos drm private structure.
  174. *
  175. * @da_start: start address to device address space.
  176. * with iommu, device address space starts from this address
  177. * otherwise default one.
  178. * @da_space_size: size of device address space.
  179. * if 0 then default value is used for it.
  180. * @pending: the crtcs that have pending updates to finish
  181. * @lock: protect access to @pending
  182. * @wait: wait an atomic commit to finish
  183. */
  184. struct exynos_drm_private {
  185. struct drm_fb_helper *fb_helper;
  186. struct drm_atomic_state *suspend_state;
  187. struct device *dma_dev;
  188. void *mapping;
  189. /* for atomic commit */
  190. u32 pending;
  191. spinlock_t lock;
  192. wait_queue_head_t wait;
  193. };
  194. static inline struct device *to_dma_dev(struct drm_device *dev)
  195. {
  196. struct exynos_drm_private *priv = dev->dev_private;
  197. return priv->dma_dev;
  198. }
  199. /*
  200. * Exynos drm sub driver structure.
  201. *
  202. * @list: sub driver has its own list object to register to exynos drm driver.
  203. * @dev: pointer to device object for subdrv device driver.
  204. * @drm_dev: pointer to drm_device and this pointer would be set
  205. * when sub driver calls exynos_drm_subdrv_register().
  206. * @probe: this callback would be called by exynos drm driver after
  207. * subdrv is registered to it.
  208. * @remove: this callback is used to release resources created
  209. * by probe callback.
  210. * @open: this would be called with drm device file open.
  211. * @close: this would be called with drm device file close.
  212. */
  213. struct exynos_drm_subdrv {
  214. struct list_head list;
  215. struct device *dev;
  216. struct drm_device *drm_dev;
  217. int (*probe)(struct drm_device *drm_dev, struct device *dev);
  218. void (*remove)(struct drm_device *drm_dev, struct device *dev);
  219. int (*open)(struct drm_device *drm_dev, struct device *dev,
  220. struct drm_file *file);
  221. void (*close)(struct drm_device *drm_dev, struct device *dev,
  222. struct drm_file *file);
  223. };
  224. /* This function would be called by non kms drivers such as g2d and ipp. */
  225. int exynos_drm_subdrv_register(struct exynos_drm_subdrv *drm_subdrv);
  226. /* this function removes subdrv list from exynos drm driver */
  227. int exynos_drm_subdrv_unregister(struct exynos_drm_subdrv *drm_subdrv);
  228. int exynos_drm_device_subdrv_probe(struct drm_device *dev);
  229. int exynos_drm_device_subdrv_remove(struct drm_device *dev);
  230. int exynos_drm_subdrv_open(struct drm_device *dev, struct drm_file *file);
  231. void exynos_drm_subdrv_close(struct drm_device *dev, struct drm_file *file);
  232. #ifdef CONFIG_DRM_EXYNOS_DPI
  233. struct drm_encoder *exynos_dpi_probe(struct device *dev);
  234. int exynos_dpi_remove(struct drm_encoder *encoder);
  235. int exynos_dpi_bind(struct drm_device *dev, struct drm_encoder *encoder);
  236. #else
  237. static inline struct drm_encoder *
  238. exynos_dpi_probe(struct device *dev) { return NULL; }
  239. static inline int exynos_dpi_remove(struct drm_encoder *encoder)
  240. {
  241. return 0;
  242. }
  243. static inline int exynos_dpi_bind(struct drm_device *dev,
  244. struct drm_encoder *encoder)
  245. {
  246. return 0;
  247. }
  248. #endif
  249. int exynos_atomic_commit(struct drm_device *dev, struct drm_atomic_state *state,
  250. bool nonblock);
  251. int exynos_atomic_check(struct drm_device *dev, struct drm_atomic_state *state);
  252. extern struct platform_driver fimd_driver;
  253. extern struct platform_driver exynos5433_decon_driver;
  254. extern struct platform_driver decon_driver;
  255. extern struct platform_driver dp_driver;
  256. extern struct platform_driver dsi_driver;
  257. extern struct platform_driver mixer_driver;
  258. extern struct platform_driver hdmi_driver;
  259. extern struct platform_driver vidi_driver;
  260. extern struct platform_driver g2d_driver;
  261. extern struct platform_driver fimc_driver;
  262. extern struct platform_driver rotator_driver;
  263. extern struct platform_driver gsc_driver;
  264. extern struct platform_driver ipp_driver;
  265. extern struct platform_driver mic_driver;
  266. #endif