gxbb-clkc.h 1.0 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546
  1. /*
  2. * GXBB clock tree IDs
  3. */
  4. #ifndef __GXBB_CLKC_H
  5. #define __GXBB_CLKC_H
  6. #define CLKID_CPUCLK 1
  7. #define CLKID_HDMI_PLL 2
  8. #define CLKID_FCLK_DIV2 4
  9. #define CLKID_FCLK_DIV3 5
  10. #define CLKID_FCLK_DIV4 6
  11. #define CLKID_GP0_PLL 9
  12. #define CLKID_CLK81 12
  13. #define CLKID_MPLL2 15
  14. #define CLKID_I2C 22
  15. #define CLKID_SAR_ADC 23
  16. #define CLKID_RNG0 25
  17. #define CLKID_SPI 34
  18. #define CLKID_ETH 36
  19. #define CLKID_AIU_GLUE 38
  20. #define CLKID_I2S_OUT 40
  21. #define CLKID_MIXER_IFACE 44
  22. #define CLKID_AIU 47
  23. #define CLKID_USB0 50
  24. #define CLKID_USB1 51
  25. #define CLKID_USB 55
  26. #define CLKID_HDMI_PCLK 63
  27. #define CLKID_USB1_DDR_BRIDGE 64
  28. #define CLKID_USB0_DDR_BRIDGE 65
  29. #define CLKID_SANA 69
  30. #define CLKID_GCLK_VENCI_INT0 77
  31. #define CLKID_AOCLK_GATE 80
  32. #define CLKID_AO_I2C 93
  33. #define CLKID_SD_EMMC_A 94
  34. #define CLKID_SD_EMMC_B 95
  35. #define CLKID_SD_EMMC_C 96
  36. #define CLKID_SAR_ADC_CLK 97
  37. #define CLKID_SAR_ADC_SEL 98
  38. #define CLKID_MALI_0_SEL 100
  39. #define CLKID_MALI_0 102
  40. #define CLKID_MALI_1_SEL 103
  41. #define CLKID_MALI_1 105
  42. #define CLKID_MALI 106
  43. #endif /* __GXBB_CLKC_H */