qede.h 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537
  1. /* QLogic qede NIC Driver
  2. * Copyright (c) 2015-2017 QLogic Corporation
  3. *
  4. * This software is available to you under a choice of one of two
  5. * licenses. You may choose to be licensed under the terms of the GNU
  6. * General Public License (GPL) Version 2, available from the file
  7. * COPYING in the main directory of this source tree, or the
  8. * OpenIB.org BSD license below:
  9. *
  10. * Redistribution and use in source and binary forms, with or
  11. * without modification, are permitted provided that the following
  12. * conditions are met:
  13. *
  14. * - Redistributions of source code must retain the above
  15. * copyright notice, this list of conditions and the following
  16. * disclaimer.
  17. *
  18. * - Redistributions in binary form must reproduce the above
  19. * copyright notice, this list of conditions and the following
  20. * disclaimer in the documentation and /or other materials
  21. * provided with the distribution.
  22. *
  23. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  24. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  25. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  26. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  27. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  28. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  29. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  30. * SOFTWARE.
  31. */
  32. #ifndef _QEDE_H_
  33. #define _QEDE_H_
  34. #include <linux/compiler.h>
  35. #include <linux/version.h>
  36. #include <linux/workqueue.h>
  37. #include <linux/netdevice.h>
  38. #include <linux/interrupt.h>
  39. #include <linux/bitmap.h>
  40. #include <linux/kernel.h>
  41. #include <linux/mutex.h>
  42. #include <linux/bpf.h>
  43. #include <linux/io.h>
  44. #ifdef CONFIG_RFS_ACCEL
  45. #include <linux/cpu_rmap.h>
  46. #endif
  47. #include <linux/qed/common_hsi.h>
  48. #include <linux/qed/eth_common.h>
  49. #include <linux/qed/qed_if.h>
  50. #include <linux/qed/qed_chain.h>
  51. #include <linux/qed/qed_eth_if.h>
  52. #define QEDE_MAJOR_VERSION 8
  53. #define QEDE_MINOR_VERSION 10
  54. #define QEDE_REVISION_VERSION 10
  55. #define QEDE_ENGINEERING_VERSION 21
  56. #define DRV_MODULE_VERSION __stringify(QEDE_MAJOR_VERSION) "." \
  57. __stringify(QEDE_MINOR_VERSION) "." \
  58. __stringify(QEDE_REVISION_VERSION) "." \
  59. __stringify(QEDE_ENGINEERING_VERSION)
  60. #define DRV_MODULE_SYM qede
  61. struct qede_stats_common {
  62. u64 no_buff_discards;
  63. u64 packet_too_big_discard;
  64. u64 ttl0_discard;
  65. u64 rx_ucast_bytes;
  66. u64 rx_mcast_bytes;
  67. u64 rx_bcast_bytes;
  68. u64 rx_ucast_pkts;
  69. u64 rx_mcast_pkts;
  70. u64 rx_bcast_pkts;
  71. u64 mftag_filter_discards;
  72. u64 mac_filter_discards;
  73. u64 tx_ucast_bytes;
  74. u64 tx_mcast_bytes;
  75. u64 tx_bcast_bytes;
  76. u64 tx_ucast_pkts;
  77. u64 tx_mcast_pkts;
  78. u64 tx_bcast_pkts;
  79. u64 tx_err_drop_pkts;
  80. u64 coalesced_pkts;
  81. u64 coalesced_events;
  82. u64 coalesced_aborts_num;
  83. u64 non_coalesced_pkts;
  84. u64 coalesced_bytes;
  85. /* port */
  86. u64 rx_64_byte_packets;
  87. u64 rx_65_to_127_byte_packets;
  88. u64 rx_128_to_255_byte_packets;
  89. u64 rx_256_to_511_byte_packets;
  90. u64 rx_512_to_1023_byte_packets;
  91. u64 rx_1024_to_1518_byte_packets;
  92. u64 rx_crc_errors;
  93. u64 rx_mac_crtl_frames;
  94. u64 rx_pause_frames;
  95. u64 rx_pfc_frames;
  96. u64 rx_align_errors;
  97. u64 rx_carrier_errors;
  98. u64 rx_oversize_packets;
  99. u64 rx_jabbers;
  100. u64 rx_undersize_packets;
  101. u64 rx_fragments;
  102. u64 tx_64_byte_packets;
  103. u64 tx_65_to_127_byte_packets;
  104. u64 tx_128_to_255_byte_packets;
  105. u64 tx_256_to_511_byte_packets;
  106. u64 tx_512_to_1023_byte_packets;
  107. u64 tx_1024_to_1518_byte_packets;
  108. u64 tx_pause_frames;
  109. u64 tx_pfc_frames;
  110. u64 brb_truncates;
  111. u64 brb_discards;
  112. u64 tx_mac_ctrl_frames;
  113. };
  114. struct qede_stats_bb {
  115. u64 rx_1519_to_1522_byte_packets;
  116. u64 rx_1519_to_2047_byte_packets;
  117. u64 rx_2048_to_4095_byte_packets;
  118. u64 rx_4096_to_9216_byte_packets;
  119. u64 rx_9217_to_16383_byte_packets;
  120. u64 tx_1519_to_2047_byte_packets;
  121. u64 tx_2048_to_4095_byte_packets;
  122. u64 tx_4096_to_9216_byte_packets;
  123. u64 tx_9217_to_16383_byte_packets;
  124. u64 tx_lpi_entry_count;
  125. u64 tx_total_collisions;
  126. };
  127. struct qede_stats_ah {
  128. u64 rx_1519_to_max_byte_packets;
  129. u64 tx_1519_to_max_byte_packets;
  130. };
  131. struct qede_stats {
  132. struct qede_stats_common common;
  133. union {
  134. struct qede_stats_bb bb;
  135. struct qede_stats_ah ah;
  136. };
  137. };
  138. struct qede_vlan {
  139. struct list_head list;
  140. u16 vid;
  141. bool configured;
  142. };
  143. struct qede_rdma_dev {
  144. struct qedr_dev *qedr_dev;
  145. struct list_head entry;
  146. struct list_head roce_event_list;
  147. struct workqueue_struct *roce_wq;
  148. };
  149. struct qede_ptp;
  150. struct qede_dev {
  151. struct qed_dev *cdev;
  152. struct net_device *ndev;
  153. struct pci_dev *pdev;
  154. u32 dp_module;
  155. u8 dp_level;
  156. unsigned long flags;
  157. #define QEDE_FLAG_IS_VF BIT(0)
  158. #define IS_VF(edev) (!!((edev)->flags & QEDE_FLAG_IS_VF))
  159. #define QEDE_TX_TIMESTAMPING_EN BIT(1)
  160. #define QEDE_FLAGS_PTP_TX_IN_PRORGESS BIT(2)
  161. const struct qed_eth_ops *ops;
  162. struct qede_ptp *ptp;
  163. struct qed_dev_eth_info dev_info;
  164. #define QEDE_MAX_RSS_CNT(edev) ((edev)->dev_info.num_queues)
  165. #define QEDE_MAX_TSS_CNT(edev) ((edev)->dev_info.num_queues)
  166. #define QEDE_IS_BB(edev) \
  167. ((edev)->dev_info.common.dev_type == QED_DEV_TYPE_BB)
  168. #define QEDE_IS_AH(edev) \
  169. ((edev)->dev_info.common.dev_type == QED_DEV_TYPE_AH)
  170. struct qede_fastpath *fp_array;
  171. u8 req_num_tx;
  172. u8 fp_num_tx;
  173. u8 req_num_rx;
  174. u8 fp_num_rx;
  175. u16 req_queues;
  176. u16 num_queues;
  177. #define QEDE_QUEUE_CNT(edev) ((edev)->num_queues)
  178. #define QEDE_RSS_COUNT(edev) ((edev)->num_queues - (edev)->fp_num_tx)
  179. #define QEDE_RX_QUEUE_IDX(edev, i) (i)
  180. #define QEDE_TSS_COUNT(edev) ((edev)->num_queues - (edev)->fp_num_rx)
  181. struct qed_int_info int_info;
  182. unsigned char primary_mac[ETH_ALEN];
  183. /* Smaller private varaiant of the RTNL lock */
  184. struct mutex qede_lock;
  185. u32 state; /* Protected by qede_lock */
  186. u16 rx_buf_size;
  187. u32 rx_copybreak;
  188. /* L2 header size + 2*VLANs (8 bytes) + LLC SNAP (8 bytes) */
  189. #define ETH_OVERHEAD (ETH_HLEN + 8 + 8)
  190. /* Max supported alignment is 256 (8 shift)
  191. * minimal alignment shift 6 is optimal for 57xxx HW performance
  192. */
  193. #define QEDE_RX_ALIGN_SHIFT max(6, min(8, L1_CACHE_SHIFT))
  194. /* We assume skb_build() uses sizeof(struct skb_shared_info) bytes
  195. * at the end of skb->data, to avoid wasting a full cache line.
  196. * This reduces memory use (skb->truesize).
  197. */
  198. #define QEDE_FW_RX_ALIGN_END \
  199. max_t(u64, 1UL << QEDE_RX_ALIGN_SHIFT, \
  200. SKB_DATA_ALIGN(sizeof(struct skb_shared_info)))
  201. struct qede_stats stats;
  202. #define QEDE_RSS_INDIR_INITED BIT(0)
  203. #define QEDE_RSS_KEY_INITED BIT(1)
  204. #define QEDE_RSS_CAPS_INITED BIT(2)
  205. u32 rss_params_inited; /* bit-field to track initialized rss params */
  206. u16 rss_ind_table[128];
  207. u32 rss_key[10];
  208. u8 rss_caps;
  209. u16 q_num_rx_buffers; /* Must be a power of two */
  210. u16 q_num_tx_buffers; /* Must be a power of two */
  211. bool gro_disable;
  212. struct list_head vlan_list;
  213. u16 configured_vlans;
  214. u16 non_configured_vlans;
  215. bool accept_any_vlan;
  216. struct delayed_work sp_task;
  217. unsigned long sp_flags;
  218. u16 vxlan_dst_port;
  219. u16 geneve_dst_port;
  220. #ifdef CONFIG_RFS_ACCEL
  221. struct qede_arfs *arfs;
  222. #endif
  223. bool wol_enabled;
  224. struct qede_rdma_dev rdma_info;
  225. struct bpf_prog *xdp_prog;
  226. };
  227. enum QEDE_STATE {
  228. QEDE_STATE_CLOSED,
  229. QEDE_STATE_OPEN,
  230. };
  231. #define HILO_U64(hi, lo) ((((u64)(hi)) << 32) + (lo))
  232. #define MAX_NUM_TC 8
  233. #define MAX_NUM_PRI 8
  234. /* The driver supports the new build_skb() API:
  235. * RX ring buffer contains pointer to kmalloc() data only,
  236. * skb are built only after the frame was DMA-ed.
  237. */
  238. struct sw_rx_data {
  239. struct page *data;
  240. dma_addr_t mapping;
  241. unsigned int page_offset;
  242. };
  243. enum qede_agg_state {
  244. QEDE_AGG_STATE_NONE = 0,
  245. QEDE_AGG_STATE_START = 1,
  246. QEDE_AGG_STATE_ERROR = 2
  247. };
  248. struct qede_agg_info {
  249. /* rx_buf is a data buffer that can be placed / consumed from rx bd
  250. * chain. It has two purposes: We will preallocate the data buffer
  251. * for each aggregation when we open the interface and will place this
  252. * buffer on the rx-bd-ring when we receive TPA_START. We don't want
  253. * to be in a state where allocation fails, as we can't reuse the
  254. * consumer buffer in the rx-chain since FW may still be writing to it
  255. * (since header needs to be modified for TPA).
  256. * The second purpose is to keep a pointer to the bd buffer during
  257. * aggregation.
  258. */
  259. struct sw_rx_data buffer;
  260. dma_addr_t buffer_mapping;
  261. struct sk_buff *skb;
  262. /* We need some structs from the start cookie until termination */
  263. u16 vlan_tag;
  264. u16 start_cqe_bd_len;
  265. u8 start_cqe_placement_offset;
  266. u8 state;
  267. u8 frag_id;
  268. u8 tunnel_type;
  269. };
  270. struct qede_rx_queue {
  271. __le16 *hw_cons_ptr;
  272. void __iomem *hw_rxq_prod_addr;
  273. /* Required for the allocation of replacement buffers */
  274. struct device *dev;
  275. struct bpf_prog *xdp_prog;
  276. u16 sw_rx_cons;
  277. u16 sw_rx_prod;
  278. u16 filled_buffers;
  279. u8 data_direction;
  280. u8 rxq_id;
  281. /* Used once per each NAPI run */
  282. u16 num_rx_buffers;
  283. u16 rx_headroom;
  284. u32 rx_buf_size;
  285. u32 rx_buf_seg_size;
  286. struct sw_rx_data *sw_rx_ring;
  287. struct qed_chain rx_bd_ring;
  288. struct qed_chain rx_comp_ring ____cacheline_aligned;
  289. /* GRO */
  290. struct qede_agg_info tpa_info[ETH_TPA_MAX_AGGS_NUM];
  291. /* Used once per each NAPI run */
  292. u64 rcv_pkts;
  293. u64 rx_hw_errors;
  294. u64 rx_alloc_errors;
  295. u64 rx_ip_frags;
  296. u64 xdp_no_pass;
  297. void *handle;
  298. };
  299. union db_prod {
  300. struct eth_db_data data;
  301. u32 raw;
  302. };
  303. struct sw_tx_bd {
  304. struct sk_buff *skb;
  305. u8 flags;
  306. /* Set on the first BD descriptor when there is a split BD */
  307. #define QEDE_TSO_SPLIT_BD BIT(0)
  308. };
  309. struct sw_tx_xdp {
  310. struct page *page;
  311. dma_addr_t mapping;
  312. };
  313. struct qede_tx_queue {
  314. u8 is_xdp;
  315. bool is_legacy;
  316. u16 sw_tx_cons;
  317. u16 sw_tx_prod;
  318. u16 num_tx_buffers; /* Slowpath only */
  319. u64 xmit_pkts;
  320. u64 stopped_cnt;
  321. __le16 *hw_cons_ptr;
  322. /* Needed for the mapping of packets */
  323. struct device *dev;
  324. void __iomem *doorbell_addr;
  325. union db_prod tx_db;
  326. int index; /* Slowpath only */
  327. #define QEDE_TXQ_XDP_TO_IDX(edev, txq) ((txq)->index - \
  328. QEDE_MAX_TSS_CNT(edev))
  329. #define QEDE_TXQ_IDX_TO_XDP(edev, idx) ((idx) + QEDE_MAX_TSS_CNT(edev))
  330. /* Regular Tx requires skb + metadata for release purpose,
  331. * while XDP requires the pages and the mapped address.
  332. */
  333. union {
  334. struct sw_tx_bd *skbs;
  335. struct sw_tx_xdp *xdp;
  336. } sw_tx_ring;
  337. struct qed_chain tx_pbl;
  338. /* Slowpath; Should be kept in end [unless missing padding] */
  339. void *handle;
  340. };
  341. #define BD_UNMAP_ADDR(bd) HILO_U64(le32_to_cpu((bd)->addr.hi), \
  342. le32_to_cpu((bd)->addr.lo))
  343. #define BD_SET_UNMAP_ADDR_LEN(bd, maddr, len) \
  344. do { \
  345. (bd)->addr.hi = cpu_to_le32(upper_32_bits(maddr)); \
  346. (bd)->addr.lo = cpu_to_le32(lower_32_bits(maddr)); \
  347. (bd)->nbytes = cpu_to_le16(len); \
  348. } while (0)
  349. #define BD_UNMAP_LEN(bd) (le16_to_cpu((bd)->nbytes))
  350. struct qede_fastpath {
  351. struct qede_dev *edev;
  352. #define QEDE_FASTPATH_TX BIT(0)
  353. #define QEDE_FASTPATH_RX BIT(1)
  354. #define QEDE_FASTPATH_XDP BIT(2)
  355. #define QEDE_FASTPATH_COMBINED (QEDE_FASTPATH_TX | QEDE_FASTPATH_RX)
  356. u8 type;
  357. u8 id;
  358. u8 xdp_xmit;
  359. struct napi_struct napi;
  360. struct qed_sb_info *sb_info;
  361. struct qede_rx_queue *rxq;
  362. struct qede_tx_queue *txq;
  363. struct qede_tx_queue *xdp_tx;
  364. #define VEC_NAME_SIZE (sizeof(((struct net_device *)0)->name) + 8)
  365. char name[VEC_NAME_SIZE];
  366. };
  367. /* Debug print definitions */
  368. #define DP_NAME(edev) ((edev)->ndev->name)
  369. #define XMIT_PLAIN 0
  370. #define XMIT_L4_CSUM BIT(0)
  371. #define XMIT_LSO BIT(1)
  372. #define XMIT_ENC BIT(2)
  373. #define XMIT_ENC_GSO_L4_CSUM BIT(3)
  374. #define QEDE_CSUM_ERROR BIT(0)
  375. #define QEDE_CSUM_UNNECESSARY BIT(1)
  376. #define QEDE_TUNN_CSUM_UNNECESSARY BIT(2)
  377. #define QEDE_SP_RX_MODE 1
  378. #ifdef CONFIG_RFS_ACCEL
  379. int qede_rx_flow_steer(struct net_device *dev, const struct sk_buff *skb,
  380. u16 rxq_index, u32 flow_id);
  381. void qede_process_arfs_filters(struct qede_dev *edev, bool free_fltr);
  382. void qede_poll_for_freeing_arfs_filters(struct qede_dev *edev);
  383. void qede_arfs_filter_op(void *dev, void *filter, u8 fw_rc);
  384. void qede_free_arfs(struct qede_dev *edev);
  385. int qede_alloc_arfs(struct qede_dev *edev);
  386. #define QEDE_SP_ARFS_CONFIG 4
  387. #define QEDE_SP_TASK_POLL_DELAY (5 * HZ)
  388. #define QEDE_RFS_MAX_FLTR 256
  389. #endif
  390. struct qede_reload_args {
  391. void (*func)(struct qede_dev *edev, struct qede_reload_args *args);
  392. union {
  393. netdev_features_t features;
  394. struct bpf_prog *new_prog;
  395. u16 mtu;
  396. } u;
  397. };
  398. /* Datapath functions definition */
  399. netdev_tx_t qede_start_xmit(struct sk_buff *skb, struct net_device *ndev);
  400. netdev_features_t qede_features_check(struct sk_buff *skb,
  401. struct net_device *dev,
  402. netdev_features_t features);
  403. void qede_tx_log_print(struct qede_dev *edev, struct qede_fastpath *fp);
  404. int qede_alloc_rx_buffer(struct qede_rx_queue *rxq, bool allow_lazy);
  405. int qede_free_tx_pkt(struct qede_dev *edev,
  406. struct qede_tx_queue *txq, int *len);
  407. int qede_poll(struct napi_struct *napi, int budget);
  408. irqreturn_t qede_msix_fp_int(int irq, void *fp_cookie);
  409. /* Filtering function definitions */
  410. void qede_force_mac(void *dev, u8 *mac, bool forced);
  411. void qede_udp_ports_update(void *dev, u16 vxlan_port, u16 geneve_port);
  412. int qede_set_mac_addr(struct net_device *ndev, void *p);
  413. int qede_vlan_rx_add_vid(struct net_device *dev, __be16 proto, u16 vid);
  414. int qede_vlan_rx_kill_vid(struct net_device *dev, __be16 proto, u16 vid);
  415. void qede_vlan_mark_nonconfigured(struct qede_dev *edev);
  416. int qede_configure_vlan_filters(struct qede_dev *edev);
  417. int qede_set_features(struct net_device *dev, netdev_features_t features);
  418. void qede_set_rx_mode(struct net_device *ndev);
  419. void qede_config_rx_mode(struct net_device *ndev);
  420. void qede_fill_rss_params(struct qede_dev *edev,
  421. struct qed_update_vport_rss_params *rss, u8 *update);
  422. void qede_udp_tunnel_add(struct net_device *dev, struct udp_tunnel_info *ti);
  423. void qede_udp_tunnel_del(struct net_device *dev, struct udp_tunnel_info *ti);
  424. int qede_xdp(struct net_device *dev, struct netdev_xdp *xdp);
  425. #ifdef CONFIG_DCB
  426. void qede_set_dcbnl_ops(struct net_device *ndev);
  427. #endif
  428. void qede_config_debug(uint debug, u32 *p_dp_module, u8 *p_dp_level);
  429. void qede_set_ethtool_ops(struct net_device *netdev);
  430. void qede_reload(struct qede_dev *edev,
  431. struct qede_reload_args *args, bool is_locked);
  432. int qede_change_mtu(struct net_device *dev, int new_mtu);
  433. void qede_fill_by_demand_stats(struct qede_dev *edev);
  434. void __qede_lock(struct qede_dev *edev);
  435. void __qede_unlock(struct qede_dev *edev);
  436. bool qede_has_rx_work(struct qede_rx_queue *rxq);
  437. int qede_txq_has_work(struct qede_tx_queue *txq);
  438. void qede_recycle_rx_bd_ring(struct qede_rx_queue *rxq, u8 count);
  439. void qede_update_rx_prod(struct qede_dev *edev, struct qede_rx_queue *rxq);
  440. #define RX_RING_SIZE_POW 13
  441. #define RX_RING_SIZE ((u16)BIT(RX_RING_SIZE_POW))
  442. #define NUM_RX_BDS_MAX (RX_RING_SIZE - 1)
  443. #define NUM_RX_BDS_MIN 128
  444. #define NUM_RX_BDS_DEF ((u16)BIT(10) - 1)
  445. #define TX_RING_SIZE_POW 13
  446. #define TX_RING_SIZE ((u16)BIT(TX_RING_SIZE_POW))
  447. #define NUM_TX_BDS_MAX (TX_RING_SIZE - 1)
  448. #define NUM_TX_BDS_MIN 128
  449. #define NUM_TX_BDS_DEF NUM_TX_BDS_MAX
  450. #define QEDE_MIN_PKT_LEN 64
  451. #define QEDE_RX_HDR_SIZE 256
  452. #define QEDE_MAX_JUMBO_PACKET_SIZE 9600
  453. #define for_each_queue(i) for (i = 0; i < edev->num_queues; i++)
  454. #endif /* _QEDE_H_ */