dpaa_eth.h 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191
  1. /* Copyright 2008 - 2016 Freescale Semiconductor Inc.
  2. *
  3. * Redistribution and use in source and binary forms, with or without
  4. * modification, are permitted provided that the following conditions are met:
  5. * * Redistributions of source code must retain the above copyright
  6. * notice, this list of conditions and the following disclaimer.
  7. * * Redistributions in binary form must reproduce the above copyright
  8. * notice, this list of conditions and the following disclaimer in the
  9. * documentation and/or other materials provided with the distribution.
  10. * * Neither the name of Freescale Semiconductor nor the
  11. * names of its contributors may be used to endorse or promote products
  12. * derived from this software without specific prior written permission.
  13. *
  14. * ALTERNATIVELY, this software may be distributed under the terms of the
  15. * GNU General Public License ("GPL") as published by the Free Software
  16. * Foundation, either version 2 of that License or (at your option) any
  17. * later version.
  18. *
  19. * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
  20. * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  21. * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  22. * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
  23. * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  24. * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  25. * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
  26. * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  27. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  28. * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  29. */
  30. #ifndef __DPAA_H
  31. #define __DPAA_H
  32. #include <linux/netdevice.h>
  33. #include <soc/fsl/qman.h>
  34. #include <soc/fsl/bman.h>
  35. #include "fman.h"
  36. #include "mac.h"
  37. #include "dpaa_eth_trace.h"
  38. /* Number of prioritised traffic classes */
  39. #define DPAA_TC_NUM 4
  40. /* Number of Tx queues per traffic class */
  41. #define DPAA_TC_TXQ_NUM NR_CPUS
  42. /* Total number of Tx queues */
  43. #define DPAA_ETH_TXQ_NUM (DPAA_TC_NUM * DPAA_TC_TXQ_NUM)
  44. #define DPAA_BPS_NUM 3 /* number of bpools per interface */
  45. /* More detailed FQ types - used for fine-grained WQ assignments */
  46. enum dpaa_fq_type {
  47. FQ_TYPE_RX_DEFAULT = 1, /* Rx Default FQs */
  48. FQ_TYPE_RX_ERROR, /* Rx Error FQs */
  49. FQ_TYPE_TX, /* "Real" Tx FQs */
  50. FQ_TYPE_TX_CONFIRM, /* Tx default Conf FQ (actually an Rx FQ) */
  51. FQ_TYPE_TX_CONF_MQ, /* Tx conf FQs (one for each Tx FQ) */
  52. FQ_TYPE_TX_ERROR, /* Tx Error FQs (these are actually Rx FQs) */
  53. };
  54. struct dpaa_fq {
  55. struct qman_fq fq_base;
  56. struct list_head list;
  57. struct net_device *net_dev;
  58. bool init;
  59. u32 fqid;
  60. u32 flags;
  61. u16 channel;
  62. u8 wq;
  63. enum dpaa_fq_type fq_type;
  64. };
  65. struct dpaa_fq_cbs {
  66. struct qman_fq rx_defq;
  67. struct qman_fq tx_defq;
  68. struct qman_fq rx_errq;
  69. struct qman_fq tx_errq;
  70. struct qman_fq egress_ern;
  71. };
  72. struct dpaa_bp {
  73. /* device used in the DMA mapping operations */
  74. struct device *dev;
  75. /* current number of buffers in the buffer pool alloted to each CPU */
  76. int __percpu *percpu_count;
  77. /* all buffers allocated for this pool have this raw size */
  78. size_t raw_size;
  79. /* all buffers in this pool have this same usable size */
  80. size_t size;
  81. /* the buffer pools are initialized with config_count buffers for each
  82. * CPU; at runtime the number of buffers per CPU is constantly brought
  83. * back to this level
  84. */
  85. u16 config_count;
  86. u8 bpid;
  87. struct bman_pool *pool;
  88. /* bpool can be seeded before use by this cb */
  89. int (*seed_cb)(struct dpaa_bp *);
  90. /* bpool can be emptied before freeing by this cb */
  91. void (*free_buf_cb)(const struct dpaa_bp *, struct bm_buffer *);
  92. atomic_t refs;
  93. };
  94. struct dpaa_rx_errors {
  95. u64 dme; /* DMA Error */
  96. u64 fpe; /* Frame Physical Error */
  97. u64 fse; /* Frame Size Error */
  98. u64 phe; /* Header Error */
  99. };
  100. /* Counters for QMan ERN frames - one counter per rejection code */
  101. struct dpaa_ern_cnt {
  102. u64 cg_tdrop; /* Congestion group taildrop */
  103. u64 wred; /* WRED congestion */
  104. u64 err_cond; /* Error condition */
  105. u64 early_window; /* Order restoration, frame too early */
  106. u64 late_window; /* Order restoration, frame too late */
  107. u64 fq_tdrop; /* FQ taildrop */
  108. u64 fq_retired; /* FQ is retired */
  109. u64 orp_zero; /* ORP disabled */
  110. };
  111. struct dpaa_napi_portal {
  112. struct napi_struct napi;
  113. struct qman_portal *p;
  114. bool down;
  115. };
  116. struct dpaa_percpu_priv {
  117. struct net_device *net_dev;
  118. struct dpaa_napi_portal np;
  119. u64 in_interrupt;
  120. u64 tx_confirm;
  121. /* fragmented (non-linear) skbuffs received from the stack */
  122. u64 tx_frag_skbuffs;
  123. struct rtnl_link_stats64 stats;
  124. struct dpaa_rx_errors rx_errors;
  125. struct dpaa_ern_cnt ern_cnt;
  126. };
  127. struct dpaa_buffer_layout {
  128. u16 priv_data_size;
  129. };
  130. struct dpaa_priv {
  131. struct dpaa_percpu_priv __percpu *percpu_priv;
  132. struct dpaa_bp *dpaa_bps[DPAA_BPS_NUM];
  133. /* Store here the needed Tx headroom for convenience and speed
  134. * (even though it can be computed based on the fields of buf_layout)
  135. */
  136. u16 tx_headroom;
  137. struct net_device *net_dev;
  138. struct mac_device *mac_dev;
  139. struct qman_fq *egress_fqs[DPAA_ETH_TXQ_NUM];
  140. struct qman_fq *conf_fqs[DPAA_ETH_TXQ_NUM];
  141. u16 channel;
  142. struct list_head dpaa_fq_list;
  143. u8 num_tc;
  144. u32 msg_enable; /* net_device message level */
  145. struct {
  146. /* All egress queues to a given net device belong to one
  147. * (and the same) congestion group.
  148. */
  149. struct qman_cgr cgr;
  150. /* If congested, when it began. Used for performance stats. */
  151. u32 congestion_start_jiffies;
  152. /* Number of jiffies the Tx port was congested. */
  153. u32 congested_jiffies;
  154. /* Counter for the number of times the CGR
  155. * entered congestion state
  156. */
  157. u32 cgr_congested_count;
  158. } cgr_data;
  159. /* Use a per-port CGR for ingress traffic. */
  160. bool use_ingress_cgr;
  161. struct qman_cgr ingress_cgr;
  162. struct dpaa_buffer_layout buf_layout[2];
  163. u16 rx_headroom;
  164. };
  165. /* from dpaa_ethtool.c */
  166. extern const struct ethtool_ops dpaa_ethtool_ops;
  167. /* from dpaa_eth_sysfs.c */
  168. void dpaa_eth_sysfs_remove(struct device *dev);
  169. void dpaa_eth_sysfs_init(struct device *dev);
  170. #endif /* __DPAA_H */