mdio.c 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168
  1. /*
  2. * Applied Micro X-Gene SoC Ethernet v2 Driver
  3. *
  4. * Copyright (c) 2017, Applied Micro Circuits Corporation
  5. * Author(s): Iyappan Subramanian <isubramanian@apm.com>
  6. * Keyur Chudgar <kchudgar@apm.com>
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of the GNU General Public License as published by the
  10. * Free Software Foundation; either version 2 of the License, or (at your
  11. * option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program. If not, see <http://www.gnu.org/licenses/>.
  20. */
  21. #include "main.h"
  22. static int xge_mdio_write(struct mii_bus *bus, int phy_id, int reg, u16 data)
  23. {
  24. struct xge_pdata *pdata = bus->priv;
  25. u32 done, val = 0;
  26. u8 wait = 10;
  27. SET_REG_BITS(&val, PHY_ADDR, phy_id);
  28. SET_REG_BITS(&val, REG_ADDR, reg);
  29. xge_wr_csr(pdata, MII_MGMT_ADDRESS, val);
  30. xge_wr_csr(pdata, MII_MGMT_CONTROL, data);
  31. do {
  32. usleep_range(5, 10);
  33. done = xge_rd_csr(pdata, MII_MGMT_INDICATORS);
  34. } while ((done & MII_MGMT_BUSY) && wait--);
  35. if (done & MII_MGMT_BUSY) {
  36. dev_err(&bus->dev, "MII_MGMT write failed\n");
  37. return -ETIMEDOUT;
  38. }
  39. return 0;
  40. }
  41. static int xge_mdio_read(struct mii_bus *bus, int phy_id, int reg)
  42. {
  43. struct xge_pdata *pdata = bus->priv;
  44. u32 data, done, val = 0;
  45. u8 wait = 10;
  46. SET_REG_BITS(&val, PHY_ADDR, phy_id);
  47. SET_REG_BITS(&val, REG_ADDR, reg);
  48. xge_wr_csr(pdata, MII_MGMT_ADDRESS, val);
  49. xge_wr_csr(pdata, MII_MGMT_COMMAND, MII_READ_CYCLE);
  50. do {
  51. usleep_range(5, 10);
  52. done = xge_rd_csr(pdata, MII_MGMT_INDICATORS);
  53. } while ((done & MII_MGMT_BUSY) && wait--);
  54. if (done & MII_MGMT_BUSY) {
  55. dev_err(&bus->dev, "MII_MGMT read failed\n");
  56. return -ETIMEDOUT;
  57. }
  58. data = xge_rd_csr(pdata, MII_MGMT_STATUS);
  59. xge_wr_csr(pdata, MII_MGMT_COMMAND, 0);
  60. return data;
  61. }
  62. static void xge_adjust_link(struct net_device *ndev)
  63. {
  64. struct xge_pdata *pdata = netdev_priv(ndev);
  65. struct phy_device *phydev = ndev->phydev;
  66. if (phydev->link) {
  67. if (pdata->phy_speed != phydev->speed) {
  68. pdata->phy_speed = phydev->speed;
  69. xge_mac_set_speed(pdata);
  70. xge_mac_enable(pdata);
  71. phy_print_status(phydev);
  72. }
  73. } else {
  74. if (pdata->phy_speed != SPEED_UNKNOWN) {
  75. pdata->phy_speed = SPEED_UNKNOWN;
  76. xge_mac_disable(pdata);
  77. phy_print_status(phydev);
  78. }
  79. }
  80. }
  81. void xge_mdio_remove(struct net_device *ndev)
  82. {
  83. struct xge_pdata *pdata = netdev_priv(ndev);
  84. struct mii_bus *mdio_bus = pdata->mdio_bus;
  85. if (ndev->phydev)
  86. phy_disconnect(ndev->phydev);
  87. if (mdio_bus->state == MDIOBUS_REGISTERED)
  88. mdiobus_unregister(mdio_bus);
  89. mdiobus_free(mdio_bus);
  90. }
  91. int xge_mdio_config(struct net_device *ndev)
  92. {
  93. struct xge_pdata *pdata = netdev_priv(ndev);
  94. struct device *dev = &pdata->pdev->dev;
  95. struct mii_bus *mdio_bus;
  96. struct phy_device *phydev;
  97. int ret;
  98. mdio_bus = mdiobus_alloc();
  99. if (!mdio_bus)
  100. return -ENOMEM;
  101. mdio_bus->name = "APM X-Gene Ethernet (v2) MDIO Bus";
  102. mdio_bus->read = xge_mdio_read;
  103. mdio_bus->write = xge_mdio_write;
  104. mdio_bus->priv = pdata;
  105. mdio_bus->parent = dev;
  106. snprintf(mdio_bus->id, MII_BUS_ID_SIZE, "%s-mii", dev_name(dev));
  107. pdata->mdio_bus = mdio_bus;
  108. mdio_bus->phy_mask = 0x1;
  109. ret = mdiobus_register(mdio_bus);
  110. if (ret)
  111. goto err;
  112. phydev = phy_find_first(mdio_bus);
  113. if (!phydev) {
  114. dev_err(dev, "no PHY found\n");
  115. ret = -ENODEV;
  116. goto err;
  117. }
  118. phydev = phy_connect(ndev, phydev_name(phydev),
  119. &xge_adjust_link,
  120. pdata->resources.phy_mode);
  121. if (IS_ERR(phydev)) {
  122. netdev_err(ndev, "Could not attach to PHY\n");
  123. ret = PTR_ERR(phydev);
  124. goto err;
  125. }
  126. phydev->supported &= ~(SUPPORTED_10baseT_Half |
  127. SUPPORTED_10baseT_Full |
  128. SUPPORTED_100baseT_Half |
  129. SUPPORTED_100baseT_Full |
  130. SUPPORTED_1000baseT_Half |
  131. SUPPORTED_AUI |
  132. SUPPORTED_MII |
  133. SUPPORTED_FIBRE |
  134. SUPPORTED_BNC);
  135. phydev->advertising = phydev->supported;
  136. pdata->phy_speed = SPEED_UNKNOWN;
  137. return 0;
  138. err:
  139. xge_mdio_remove(ndev);
  140. return ret;
  141. }