Home Explore Help
Sign In
GfA
/
linux_kernel
5
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 4e4f00a9b5
Branches Tags
linux_kernel
/
drivers
/
mmc
/
host
/
sdhci-esdhc.h

sdhci-esdhc.h 1.9 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566 
  1. /*
    2. 

  2.  * Freescale eSDHC controller driver generics for OF and pltfm.
    3. 

  3.  *
    4. 

  4.  * Copyright (c) 2007 Freescale Semiconductor, Inc.
    5. 

  5.  * Copyright (c) 2009 MontaVista Software, Inc.
    6. 

  6.  * Copyright (c) 2010 Pengutronix e.K.
    7. 

  7.  *   Author: Wolfram Sang <w.sang@pengutronix.de>
    8. 

  8.  *
    9. 

  9.  * This program is free software; you can redistribute it and/or modify
    10. 

  10.  * it under the terms of the GNU General Public License as published by
    11. 

  11.  * the Free Software Foundation; either version 2 of the License.
    12. 

  12.  */
    13. 

  13. 

  14. #ifndef _DRIVERS_MMC_SDHCI_ESDHC_H
    15. 

  15. #define _DRIVERS_MMC_SDHCI_ESDHC_H
    16. 

  16. 

  17. /*
    18. 

  18.  * Ops and quirks for the Freescale eSDHC controller.
    19. 

  19.  */
    20. 

  20. 

  21. #define ESDHC_DEFAULT_QUIRKS	(SDHCI_QUIRK_FORCE_BLK_SZ_2048 | \
    22. 

  22. 				SDHCI_QUIRK_NO_BUSY_IRQ | \
    23. 

  23. 				SDHCI_QUIRK_DATA_TIMEOUT_USES_SDCLK | \
    24. 

  24. 				SDHCI_QUIRK_PIO_NEEDS_DELAY | \
    25. 

  25. 				SDHCI_QUIRK_NO_HISPD_BIT)
    26. 

  26. 

  27. /* pltfm-specific */
    28. 

  28. #define ESDHC_HOST_CONTROL_LE	0x20
    29. 

  29. 

  30. /*
    31. 

  31.  * eSDHC register definition
    32. 

  32.  */
    33. 

  33. 

  34. /* Present State Register */
    35. 

  35. #define ESDHC_PRSSTAT			0x24
    36. 

  36. #define ESDHC_CLOCK_STABLE		0x00000008
    37. 

  37. 

  38. /* Protocol Control Register */
    39. 

  39. #define ESDHC_PROCTL			0x28
    40. 

  40. #define ESDHC_VOLT_SEL			0x00000400
    41. 

  41. #define ESDHC_CTRL_4BITBUS		(0x1 << 1)
    42. 

  42. #define ESDHC_CTRL_8BITBUS		(0x2 << 1)
    43. 

  43. #define ESDHC_CTRL_BUSWIDTH_MASK	(0x3 << 1)
    44. 

  44. #define ESDHC_HOST_CONTROL_RES		0x01
    45. 

  45. 

  46. /* System Control Register */
    47. 

  47. #define ESDHC_SYSTEM_CONTROL		0x2c
    48. 

  48. #define ESDHC_CLOCK_MASK		0x0000fff0
    49. 

  49. #define ESDHC_PREDIV_SHIFT		8
    50. 

  50. #define ESDHC_DIVIDER_SHIFT		4
    51. 

  51. #define ESDHC_CLOCK_SDCLKEN		0x00000008
    52. 

  52. #define ESDHC_CLOCK_PEREN		0x00000004
    53. 

  53. #define ESDHC_CLOCK_HCKEN		0x00000002
    54. 

  54. #define ESDHC_CLOCK_IPGEN		0x00000001
    55. 

  55. 

  56. /* Tuning Block Control Register */
    57. 

  57. #define ESDHC_TBCTL			0x120
    58. 

  58. #define ESDHC_TB_EN			0x00000004
    59. 

  59. 

  60. /* Control Register for DMA transfer */
    61. 

  61. #define ESDHC_DMA_SYSCTL		0x40c
    62. 

  62. #define ESDHC_PERIPHERAL_CLK_SEL	0x00080000
    63. 

  63. #define ESDHC_FLUSH_ASYNC_FIFO		0x00040000
    64. 

  64. #define ESDHC_DMA_SNOOP			0x00000040
    65. 

  65. 

  66. #endif /* _DRIVERS_MMC_SDHCI_ESDHC_H */
    67.