| .. |
|
Kconfig
|
7e961c12be
fpga: Add support for Xilinx LogiCORE PR Decoupler
|
%!s(int64=8) %!d(string=hai) anos |
|
Makefile
|
7e961c12be
fpga: Add support for Xilinx LogiCORE PR Decoupler
|
%!s(int64=8) %!d(string=hai) anos |
|
altera-fpga2sdram.c
|
96bc818397
ARM: socfpga: checking the wrong variable
|
%!s(int64=8) %!d(string=hai) anos |
|
altera-freeze-bridge.c
|
dd17cc7bf8
fpga fr br: update supported version numbers
|
%!s(int64=8) %!d(string=hai) anos |
|
altera-hps2fpga.c
|
d721f9bbe6
fpga altera-hps2fpga: disable/unprepare clock on error in alt_fpga_bridge_probe()
|
%!s(int64=8) %!d(string=hai) anos |
|
altera-pr-ip-core-plat.c
|
5b73cb5b01
fpga pr ip: Platform driver for Altera Partial Reconfiguration IP.
|
%!s(int64=8) %!d(string=hai) anos |
|
altera-pr-ip-core.c
|
d201cc17a8
fpga pr ip: Core driver support for Altera Partial Reconfiguration IP.
|
%!s(int64=8) %!d(string=hai) anos |
|
fpga-bridge.c
|
c37235cce3
fpga: bridge: Replace open-coded list_for_each + list_entry
|
%!s(int64=8) %!d(string=hai) anos |
|
fpga-mgr.c
|
47910a49db
fpga: fix sparse warnings in fpga-mgr and fpga-bridge
|
%!s(int64=8) %!d(string=hai) anos |
|
fpga-region.c
|
e73bbf6490
fpga: region: release FPGA region reference in error path
|
%!s(int64=8) %!d(string=hai) anos |
|
ice40-spi.c
|
21f8ba2ef3
fpga: Add support for Lattice iCE40 FPGAs
|
%!s(int64=8) %!d(string=hai) anos |
|
socfpga-a10.c
|
1d7f1589d3
fpga: Clarify how write_init works streaming modes
|
%!s(int64=8) %!d(string=hai) anos |
|
socfpga.c
|
1df2865f8d
fpga-mgr: add fpga image information struct
|
%!s(int64=8) %!d(string=hai) anos |
|
ts73xx-fpga.c
|
4348f7e2ae
FPGA: Add TS-7300 FPGA manager
|
%!s(int64=8) %!d(string=hai) anos |
|
xilinx-pr-decoupler.c
|
7e961c12be
fpga: Add support for Xilinx LogiCORE PR Decoupler
|
%!s(int64=8) %!d(string=hai) anos |
|
xilinx-spi.c
|
061c97d13f
fpga manager: Add Xilinx slave serial SPI driver
|
%!s(int64=8) %!d(string=hai) anos |
|
zynq-fpga.c
|
7f33bbca14
fpga: zynq: Add support for encrypted bitstreams
|
%!s(int64=8) %!d(string=hai) anos |
Matthew Gerlach
dd17cc7bf8
fpga fr br: update supported version numbers