dma-mapping.h 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. #ifndef _ASM_X86_DMA_MAPPING_H
  2. #define _ASM_X86_DMA_MAPPING_H
  3. /*
  4. * IOMMU interface. See Documentation/DMA-API-HOWTO.txt and
  5. * Documentation/DMA-API.txt for documentation.
  6. */
  7. #include <linux/kmemcheck.h>
  8. #include <linux/scatterlist.h>
  9. #include <linux/dma-debug.h>
  10. #include <linux/dma-attrs.h>
  11. #include <asm/io.h>
  12. #include <asm/swiotlb.h>
  13. #include <linux/dma-contiguous.h>
  14. #ifdef CONFIG_ISA
  15. # define ISA_DMA_BIT_MASK DMA_BIT_MASK(24)
  16. #else
  17. # define ISA_DMA_BIT_MASK DMA_BIT_MASK(32)
  18. #endif
  19. #define DMA_ERROR_CODE 0
  20. extern int iommu_merge;
  21. extern struct device x86_dma_fallback_dev;
  22. extern int panic_on_overflow;
  23. extern struct dma_map_ops *dma_ops;
  24. static inline struct dma_map_ops *get_dma_ops(struct device *dev)
  25. {
  26. #ifndef CONFIG_X86_DEV_DMA_OPS
  27. return dma_ops;
  28. #else
  29. if (unlikely(!dev) || !dev->archdata.dma_ops)
  30. return dma_ops;
  31. else
  32. return dev->archdata.dma_ops;
  33. #endif
  34. }
  35. bool arch_dma_alloc_attrs(struct device **dev, gfp_t *gfp);
  36. #define arch_dma_alloc_attrs arch_dma_alloc_attrs
  37. #define HAVE_ARCH_DMA_SUPPORTED 1
  38. extern int dma_supported(struct device *hwdev, u64 mask);
  39. #include <asm-generic/dma-mapping-common.h>
  40. extern void *dma_generic_alloc_coherent(struct device *dev, size_t size,
  41. dma_addr_t *dma_addr, gfp_t flag,
  42. struct dma_attrs *attrs);
  43. extern void dma_generic_free_coherent(struct device *dev, size_t size,
  44. void *vaddr, dma_addr_t dma_addr,
  45. struct dma_attrs *attrs);
  46. #ifdef CONFIG_X86_DMA_REMAP /* Platform code defines bridge-specific code */
  47. extern bool dma_capable(struct device *dev, dma_addr_t addr, size_t size);
  48. extern dma_addr_t phys_to_dma(struct device *dev, phys_addr_t paddr);
  49. extern phys_addr_t dma_to_phys(struct device *dev, dma_addr_t daddr);
  50. #else
  51. static inline bool dma_capable(struct device *dev, dma_addr_t addr, size_t size)
  52. {
  53. if (!dev->dma_mask)
  54. return 0;
  55. return addr + size - 1 <= *dev->dma_mask;
  56. }
  57. static inline dma_addr_t phys_to_dma(struct device *dev, phys_addr_t paddr)
  58. {
  59. return paddr;
  60. }
  61. static inline phys_addr_t dma_to_phys(struct device *dev, dma_addr_t daddr)
  62. {
  63. return daddr;
  64. }
  65. #endif /* CONFIG_X86_DMA_REMAP */
  66. static inline void
  67. dma_cache_sync(struct device *dev, void *vaddr, size_t size,
  68. enum dma_data_direction dir)
  69. {
  70. flush_write_buffers();
  71. }
  72. static inline unsigned long dma_alloc_coherent_mask(struct device *dev,
  73. gfp_t gfp)
  74. {
  75. unsigned long dma_mask = 0;
  76. dma_mask = dev->coherent_dma_mask;
  77. if (!dma_mask)
  78. dma_mask = (gfp & GFP_DMA) ? DMA_BIT_MASK(24) : DMA_BIT_MASK(32);
  79. return dma_mask;
  80. }
  81. static inline gfp_t dma_alloc_coherent_gfp_flags(struct device *dev, gfp_t gfp)
  82. {
  83. unsigned long dma_mask = dma_alloc_coherent_mask(dev, gfp);
  84. if (dma_mask <= DMA_BIT_MASK(24))
  85. gfp |= GFP_DMA;
  86. #ifdef CONFIG_X86_64
  87. if (dma_mask <= DMA_BIT_MASK(32) && !(gfp & GFP_DMA))
  88. gfp |= GFP_DMA32;
  89. #endif
  90. return gfp;
  91. }
  92. #endif