amdgpu_atomfirmware.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132
  1. /*
  2. * Copyright 2016 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. */
  23. #include <drm/drmP.h>
  24. #include <drm/amdgpu_drm.h>
  25. #include "amdgpu.h"
  26. #include "atomfirmware.h"
  27. #include "amdgpu_atomfirmware.h"
  28. #include "atom.h"
  29. #include "atombios.h"
  30. #define get_index_into_master_table(master_table, table_name) (offsetof(struct master_table, table_name) / sizeof(uint16_t))
  31. bool amdgpu_atomfirmware_gpu_supports_virtualization(struct amdgpu_device *adev)
  32. {
  33. int index = get_index_into_master_table(atom_master_list_of_data_tables_v2_1,
  34. firmwareinfo);
  35. uint16_t data_offset;
  36. if (amdgpu_atom_parse_data_header(adev->mode_info.atom_context, index, NULL,
  37. NULL, NULL, &data_offset)) {
  38. struct atom_firmware_info_v3_1 *firmware_info =
  39. (struct atom_firmware_info_v3_1 *)(adev->mode_info.atom_context->bios +
  40. data_offset);
  41. if (le32_to_cpu(firmware_info->firmware_capability) &
  42. ATOM_FIRMWARE_CAP_GPU_VIRTUALIZATION)
  43. return true;
  44. }
  45. return false;
  46. }
  47. void amdgpu_atomfirmware_scratch_regs_init(struct amdgpu_device *adev)
  48. {
  49. int index = get_index_into_master_table(atom_master_list_of_data_tables_v2_1,
  50. firmwareinfo);
  51. uint16_t data_offset;
  52. if (amdgpu_atom_parse_data_header(adev->mode_info.atom_context, index, NULL,
  53. NULL, NULL, &data_offset)) {
  54. struct atom_firmware_info_v3_1 *firmware_info =
  55. (struct atom_firmware_info_v3_1 *)(adev->mode_info.atom_context->bios +
  56. data_offset);
  57. adev->bios_scratch_reg_offset =
  58. le32_to_cpu(firmware_info->bios_scratch_reg_startaddr);
  59. }
  60. }
  61. void amdgpu_atomfirmware_scratch_regs_save(struct amdgpu_device *adev)
  62. {
  63. int i;
  64. for (i = 0; i < AMDGPU_BIOS_NUM_SCRATCH; i++)
  65. adev->bios_scratch[i] = RREG32(adev->bios_scratch_reg_offset + i);
  66. }
  67. void amdgpu_atomfirmware_scratch_regs_restore(struct amdgpu_device *adev)
  68. {
  69. int i;
  70. /*
  71. * VBIOS will check ASIC_INIT_COMPLETE bit to decide if
  72. * execute ASIC_Init posting via driver
  73. */
  74. adev->bios_scratch[7] &= ~ATOM_S7_ASIC_INIT_COMPLETE_MASK;
  75. for (i = 0; i < AMDGPU_BIOS_NUM_SCRATCH; i++)
  76. WREG32(adev->bios_scratch_reg_offset + i, adev->bios_scratch[i]);
  77. }
  78. void amdgpu_atomfirmware_scratch_regs_engine_hung(struct amdgpu_device *adev,
  79. bool hung)
  80. {
  81. u32 tmp = RREG32(adev->bios_scratch_reg_offset + 3);
  82. if (hung)
  83. tmp |= ATOM_S3_ASIC_GUI_ENGINE_HUNG;
  84. else
  85. tmp &= ~ATOM_S3_ASIC_GUI_ENGINE_HUNG;
  86. WREG32(adev->bios_scratch_reg_offset + 3, tmp);
  87. }
  88. int amdgpu_atomfirmware_allocate_fb_scratch(struct amdgpu_device *adev)
  89. {
  90. struct atom_context *ctx = adev->mode_info.atom_context;
  91. int index = get_index_into_master_table(atom_master_list_of_data_tables_v2_1,
  92. vram_usagebyfirmware);
  93. uint16_t data_offset;
  94. int usage_bytes = 0;
  95. if (amdgpu_atom_parse_data_header(ctx, index, NULL, NULL, NULL, &data_offset)) {
  96. struct vram_usagebyfirmware_v2_1 *firmware_usage =
  97. (struct vram_usagebyfirmware_v2_1 *)(ctx->bios + data_offset);
  98. DRM_DEBUG("atom firmware requested %08x %dkb fw %dkb drv\n",
  99. le32_to_cpu(firmware_usage->start_address_in_kb),
  100. le16_to_cpu(firmware_usage->used_by_firmware_in_kb),
  101. le16_to_cpu(firmware_usage->used_by_driver_in_kb));
  102. usage_bytes = le16_to_cpu(firmware_usage->used_by_driver_in_kb) * 1024;
  103. }
  104. ctx->scratch_size_bytes = 0;
  105. if (usage_bytes == 0)
  106. usage_bytes = 20 * 1024;
  107. /* allocate some scratch memory */
  108. ctx->scratch = kzalloc(usage_bytes, GFP_KERNEL);
  109. if (!ctx->scratch)
  110. return -ENOMEM;
  111. ctx->scratch_size_bytes = usage_bytes;
  112. return 0;
  113. }