rs.h 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590
  1. /******************************************************************************
  2. *
  3. * This file is provided under a dual BSD/GPLv2 license. When using or
  4. * redistributing this file, you may do so under either license.
  5. *
  6. * GPL LICENSE SUMMARY
  7. *
  8. * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
  9. * Copyright(c) 2017 Intel Deutschland GmbH
  10. * Copyright(c) 2018 Intel Corporation
  11. *
  12. * This program is free software; you can redistribute it and/or modify
  13. * it under the terms of version 2 of the GNU General Public License as
  14. * published by the Free Software Foundation.
  15. *
  16. * This program is distributed in the hope that it will be useful, but
  17. * WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  19. * General Public License for more details.
  20. *
  21. * The full GNU General Public License is included in this distribution
  22. * in the file called COPYING.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <linuxwifi@intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. * BSD LICENSE
  29. *
  30. * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
  31. * Copyright(c) 2017 Intel Deutschland GmbH
  32. * Copyright(c) 2018 Intel Corporation
  33. * All rights reserved.
  34. *
  35. * Redistribution and use in source and binary forms, with or without
  36. * modification, are permitted provided that the following conditions
  37. * are met:
  38. *
  39. * * Redistributions of source code must retain the above copyright
  40. * notice, this list of conditions and the following disclaimer.
  41. * * Redistributions in binary form must reproduce the above copyright
  42. * notice, this list of conditions and the following disclaimer in
  43. * the documentation and/or other materials provided with the
  44. * distribution.
  45. * * Neither the name Intel Corporation nor the names of its
  46. * contributors may be used to endorse or promote products derived
  47. * from this software without specific prior written permission.
  48. *
  49. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  50. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  51. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  52. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  53. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  54. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  55. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  56. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  57. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  58. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  59. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  60. *****************************************************************************/
  61. #ifndef __iwl_fw_api_rs_h__
  62. #define __iwl_fw_api_rs_h__
  63. #include "mac.h"
  64. /**
  65. * enum iwl_tlc_mng_cfg_flags_enum - options for TLC config flags
  66. * @IWL_TLC_MNG_CFG_FLAGS_STBC_MSK: enable STBC. For HE this enables STBC for
  67. * bandwidths <= 80MHz
  68. * @IWL_TLC_MNG_CFG_FLAGS_LDPC_MSK: enable LDPC
  69. * @IWL_TLC_MNG_CFG_FLAGS_HE_STBC_160MHZ_MSK: enable STBC in HE at 160MHz
  70. * bandwidth
  71. */
  72. enum iwl_tlc_mng_cfg_flags {
  73. IWL_TLC_MNG_CFG_FLAGS_STBC_MSK = BIT(0),
  74. IWL_TLC_MNG_CFG_FLAGS_LDPC_MSK = BIT(1),
  75. IWL_TLC_MNG_CFG_FLAGS_HE_STBC_160MHZ_MSK = BIT(2),
  76. };
  77. /**
  78. * enum iwl_tlc_mng_cfg_cw - channel width options
  79. * @IWL_TLC_MNG_CH_WIDTH_20MHZ: 20MHZ channel
  80. * @IWL_TLC_MNG_CH_WIDTH_40MHZ: 40MHZ channel
  81. * @IWL_TLC_MNG_CH_WIDTH_80MHZ: 80MHZ channel
  82. * @IWL_TLC_MNG_CH_WIDTH_160MHZ: 160MHZ channel
  83. * @IWL_TLC_MNG_CH_WIDTH_LAST: maximum value
  84. */
  85. enum iwl_tlc_mng_cfg_cw {
  86. IWL_TLC_MNG_CH_WIDTH_20MHZ,
  87. IWL_TLC_MNG_CH_WIDTH_40MHZ,
  88. IWL_TLC_MNG_CH_WIDTH_80MHZ,
  89. IWL_TLC_MNG_CH_WIDTH_160MHZ,
  90. IWL_TLC_MNG_CH_WIDTH_LAST = IWL_TLC_MNG_CH_WIDTH_160MHZ,
  91. };
  92. /**
  93. * enum iwl_tlc_mng_cfg_chains - possible chains
  94. * @IWL_TLC_MNG_CHAIN_A_MSK: chain A
  95. * @IWL_TLC_MNG_CHAIN_B_MSK: chain B
  96. */
  97. enum iwl_tlc_mng_cfg_chains {
  98. IWL_TLC_MNG_CHAIN_A_MSK = BIT(0),
  99. IWL_TLC_MNG_CHAIN_B_MSK = BIT(1),
  100. };
  101. /**
  102. * enum iwl_tlc_mng_cfg_mode - supported modes
  103. * @IWL_TLC_MNG_MODE_CCK: enable CCK
  104. * @IWL_TLC_MNG_MODE_OFDM_NON_HT: enable OFDM (non HT)
  105. * @IWL_TLC_MNG_MODE_NON_HT: enable non HT
  106. * @IWL_TLC_MNG_MODE_HT: enable HT
  107. * @IWL_TLC_MNG_MODE_VHT: enable VHT
  108. * @IWL_TLC_MNG_MODE_HE: enable HE
  109. * @IWL_TLC_MNG_MODE_INVALID: invalid value
  110. * @IWL_TLC_MNG_MODE_NUM: a count of possible modes
  111. */
  112. enum iwl_tlc_mng_cfg_mode {
  113. IWL_TLC_MNG_MODE_CCK = 0,
  114. IWL_TLC_MNG_MODE_OFDM_NON_HT = IWL_TLC_MNG_MODE_CCK,
  115. IWL_TLC_MNG_MODE_NON_HT = IWL_TLC_MNG_MODE_CCK,
  116. IWL_TLC_MNG_MODE_HT,
  117. IWL_TLC_MNG_MODE_VHT,
  118. IWL_TLC_MNG_MODE_HE,
  119. IWL_TLC_MNG_MODE_INVALID,
  120. IWL_TLC_MNG_MODE_NUM = IWL_TLC_MNG_MODE_INVALID,
  121. };
  122. /**
  123. * enum iwl_tlc_mng_ht_rates - HT/VHT/HE rates
  124. * @IWL_TLC_MNG_HT_RATE_MCS0: index of MCS0
  125. * @IWL_TLC_MNG_HT_RATE_MCS1: index of MCS1
  126. * @IWL_TLC_MNG_HT_RATE_MCS2: index of MCS2
  127. * @IWL_TLC_MNG_HT_RATE_MCS3: index of MCS3
  128. * @IWL_TLC_MNG_HT_RATE_MCS4: index of MCS4
  129. * @IWL_TLC_MNG_HT_RATE_MCS5: index of MCS5
  130. * @IWL_TLC_MNG_HT_RATE_MCS6: index of MCS6
  131. * @IWL_TLC_MNG_HT_RATE_MCS7: index of MCS7
  132. * @IWL_TLC_MNG_HT_RATE_MCS8: index of MCS8
  133. * @IWL_TLC_MNG_HT_RATE_MCS9: index of MCS9
  134. * @IWL_TLC_MNG_HT_RATE_MCS10: index of MCS10
  135. * @IWL_TLC_MNG_HT_RATE_MCS11: index of MCS11
  136. * @IWL_TLC_MNG_HT_RATE_MAX: maximal rate for HT/VHT
  137. */
  138. enum iwl_tlc_mng_ht_rates {
  139. IWL_TLC_MNG_HT_RATE_MCS0 = 0,
  140. IWL_TLC_MNG_HT_RATE_MCS1,
  141. IWL_TLC_MNG_HT_RATE_MCS2,
  142. IWL_TLC_MNG_HT_RATE_MCS3,
  143. IWL_TLC_MNG_HT_RATE_MCS4,
  144. IWL_TLC_MNG_HT_RATE_MCS5,
  145. IWL_TLC_MNG_HT_RATE_MCS6,
  146. IWL_TLC_MNG_HT_RATE_MCS7,
  147. IWL_TLC_MNG_HT_RATE_MCS8,
  148. IWL_TLC_MNG_HT_RATE_MCS9,
  149. IWL_TLC_MNG_HT_RATE_MCS10,
  150. IWL_TLC_MNG_HT_RATE_MCS11,
  151. IWL_TLC_MNG_HT_RATE_MAX = IWL_TLC_MNG_HT_RATE_MCS11,
  152. };
  153. /* Maximum supported tx antennas number */
  154. #define MAX_NSS 2
  155. /**
  156. * struct tlc_config_cmd - TLC configuration
  157. * @sta_id: station id
  158. * @reserved1: reserved
  159. * @max_ch_width: max supported channel width from @enum iwl_tlc_mng_cfg_cw
  160. * @mode: &enum iwl_tlc_mng_cfg_mode
  161. * @chains: bitmask of &enum iwl_tlc_mng_cfg_chains
  162. * @amsdu: TX amsdu is supported
  163. * @flags: bitmask of &enum iwl_tlc_mng_cfg_flags
  164. * @non_ht_rates: bitmap of supported legacy rates
  165. * @ht_rates: bitmap of &enum iwl_tlc_mng_ht_rates, per <nss, channel-width>
  166. * pair (0 - 80mhz width and below, 1 - 160mhz).
  167. * @max_mpdu_len: max MPDU length, in bytes
  168. * @sgi_ch_width_supp: bitmap of SGI support per channel width
  169. * use BIT(@enum iwl_tlc_mng_cfg_cw)
  170. * @reserved2: reserved
  171. */
  172. struct iwl_tlc_config_cmd {
  173. u8 sta_id;
  174. u8 reserved1[3];
  175. u8 max_ch_width;
  176. u8 mode;
  177. u8 chains;
  178. u8 amsdu;
  179. __le16 flags;
  180. __le16 non_ht_rates;
  181. __le16 ht_rates[MAX_NSS][2];
  182. __le16 max_mpdu_len;
  183. u8 sgi_ch_width_supp;
  184. u8 reserved2[1];
  185. } __packed; /* TLC_MNG_CONFIG_CMD_API_S_VER_2 */
  186. /**
  187. * enum iwl_tlc_update_flags - updated fields
  188. * @IWL_TLC_NOTIF_FLAG_RATE: last initial rate update
  189. * @IWL_TLC_NOTIF_FLAG_AMSDU: umsdu parameters update
  190. */
  191. enum iwl_tlc_update_flags {
  192. IWL_TLC_NOTIF_FLAG_RATE = BIT(0),
  193. IWL_TLC_NOTIF_FLAG_AMSDU = BIT(1),
  194. };
  195. /**
  196. * struct iwl_tlc_update_notif - TLC notification from FW
  197. * @sta_id: station id
  198. * @reserved: reserved
  199. * @flags: bitmap of notifications reported
  200. * @rate: current initial rate
  201. * @amsdu_size: Max AMSDU size, in bytes
  202. * @amsdu_enabled: bitmap for per-TID AMSDU enablement
  203. */
  204. struct iwl_tlc_update_notif {
  205. u8 sta_id;
  206. u8 reserved[3];
  207. __le32 flags;
  208. __le32 rate;
  209. __le32 amsdu_size;
  210. __le32 amsdu_enabled;
  211. } __packed; /* TLC_MNG_UPDATE_NTFY_API_S_VER_2 */
  212. /*
  213. * These serve as indexes into
  214. * struct iwl_rate_info fw_rate_idx_to_plcp[IWL_RATE_COUNT];
  215. * TODO: avoid overlap between legacy and HT rates
  216. */
  217. enum {
  218. IWL_RATE_1M_INDEX = 0,
  219. IWL_FIRST_CCK_RATE = IWL_RATE_1M_INDEX,
  220. IWL_RATE_2M_INDEX,
  221. IWL_RATE_5M_INDEX,
  222. IWL_RATE_11M_INDEX,
  223. IWL_LAST_CCK_RATE = IWL_RATE_11M_INDEX,
  224. IWL_RATE_6M_INDEX,
  225. IWL_FIRST_OFDM_RATE = IWL_RATE_6M_INDEX,
  226. IWL_RATE_MCS_0_INDEX = IWL_RATE_6M_INDEX,
  227. IWL_FIRST_HT_RATE = IWL_RATE_MCS_0_INDEX,
  228. IWL_FIRST_VHT_RATE = IWL_RATE_MCS_0_INDEX,
  229. IWL_RATE_9M_INDEX,
  230. IWL_RATE_12M_INDEX,
  231. IWL_RATE_MCS_1_INDEX = IWL_RATE_12M_INDEX,
  232. IWL_RATE_18M_INDEX,
  233. IWL_RATE_MCS_2_INDEX = IWL_RATE_18M_INDEX,
  234. IWL_RATE_24M_INDEX,
  235. IWL_RATE_MCS_3_INDEX = IWL_RATE_24M_INDEX,
  236. IWL_RATE_36M_INDEX,
  237. IWL_RATE_MCS_4_INDEX = IWL_RATE_36M_INDEX,
  238. IWL_RATE_48M_INDEX,
  239. IWL_RATE_MCS_5_INDEX = IWL_RATE_48M_INDEX,
  240. IWL_RATE_54M_INDEX,
  241. IWL_RATE_MCS_6_INDEX = IWL_RATE_54M_INDEX,
  242. IWL_LAST_NON_HT_RATE = IWL_RATE_54M_INDEX,
  243. IWL_RATE_60M_INDEX,
  244. IWL_RATE_MCS_7_INDEX = IWL_RATE_60M_INDEX,
  245. IWL_LAST_HT_RATE = IWL_RATE_MCS_7_INDEX,
  246. IWL_RATE_MCS_8_INDEX,
  247. IWL_RATE_MCS_9_INDEX,
  248. IWL_LAST_VHT_RATE = IWL_RATE_MCS_9_INDEX,
  249. IWL_RATE_MCS_10_INDEX,
  250. IWL_RATE_MCS_11_INDEX,
  251. IWL_LAST_HE_RATE = IWL_RATE_MCS_11_INDEX,
  252. IWL_RATE_COUNT_LEGACY = IWL_LAST_NON_HT_RATE + 1,
  253. IWL_RATE_COUNT = IWL_LAST_HE_RATE + 1,
  254. };
  255. #define IWL_RATE_BIT_MSK(r) BIT(IWL_RATE_##r##M_INDEX)
  256. /* fw API values for legacy bit rates, both OFDM and CCK */
  257. enum {
  258. IWL_RATE_6M_PLCP = 13,
  259. IWL_RATE_9M_PLCP = 15,
  260. IWL_RATE_12M_PLCP = 5,
  261. IWL_RATE_18M_PLCP = 7,
  262. IWL_RATE_24M_PLCP = 9,
  263. IWL_RATE_36M_PLCP = 11,
  264. IWL_RATE_48M_PLCP = 1,
  265. IWL_RATE_54M_PLCP = 3,
  266. IWL_RATE_1M_PLCP = 10,
  267. IWL_RATE_2M_PLCP = 20,
  268. IWL_RATE_5M_PLCP = 55,
  269. IWL_RATE_11M_PLCP = 110,
  270. IWL_RATE_INVM_PLCP = -1,
  271. };
  272. /*
  273. * rate_n_flags bit fields
  274. *
  275. * The 32-bit value has different layouts in the low 8 bites depending on the
  276. * format. There are three formats, HT, VHT and legacy (11abg, with subformats
  277. * for CCK and OFDM).
  278. *
  279. * High-throughput (HT) rate format
  280. * bit 8 is 1, bit 26 is 0, bit 9 is 0 (OFDM)
  281. * Very High-throughput (VHT) rate format
  282. * bit 8 is 0, bit 26 is 1, bit 9 is 0 (OFDM)
  283. * Legacy OFDM rate format for bits 7:0
  284. * bit 8 is 0, bit 26 is 0, bit 9 is 0 (OFDM)
  285. * Legacy CCK rate format for bits 7:0:
  286. * bit 8 is 0, bit 26 is 0, bit 9 is 1 (CCK)
  287. */
  288. /* Bit 8: (1) HT format, (0) legacy or VHT format */
  289. #define RATE_MCS_HT_POS 8
  290. #define RATE_MCS_HT_MSK (1 << RATE_MCS_HT_POS)
  291. /* Bit 9: (1) CCK, (0) OFDM. HT (bit 8) must be "0" for this bit to be valid */
  292. #define RATE_MCS_CCK_POS 9
  293. #define RATE_MCS_CCK_MSK (1 << RATE_MCS_CCK_POS)
  294. /* Bit 26: (1) VHT format, (0) legacy format in bits 8:0 */
  295. #define RATE_MCS_VHT_POS 26
  296. #define RATE_MCS_VHT_MSK (1 << RATE_MCS_VHT_POS)
  297. /*
  298. * High-throughput (HT) rate format for bits 7:0
  299. *
  300. * 2-0: MCS rate base
  301. * 0) 6 Mbps
  302. * 1) 12 Mbps
  303. * 2) 18 Mbps
  304. * 3) 24 Mbps
  305. * 4) 36 Mbps
  306. * 5) 48 Mbps
  307. * 6) 54 Mbps
  308. * 7) 60 Mbps
  309. * 4-3: 0) Single stream (SISO)
  310. * 1) Dual stream (MIMO)
  311. * 2) Triple stream (MIMO)
  312. * 5: Value of 0x20 in bits 7:0 indicates 6 Mbps HT40 duplicate data
  313. * (bits 7-6 are zero)
  314. *
  315. * Together the low 5 bits work out to the MCS index because we don't
  316. * support MCSes above 15/23, and 0-7 have one stream, 8-15 have two
  317. * streams and 16-23 have three streams. We could also support MCS 32
  318. * which is the duplicate 20 MHz MCS (bit 5 set, all others zero.)
  319. */
  320. #define RATE_HT_MCS_RATE_CODE_MSK 0x7
  321. #define RATE_HT_MCS_NSS_POS 3
  322. #define RATE_HT_MCS_NSS_MSK (3 << RATE_HT_MCS_NSS_POS)
  323. /* Bit 10: (1) Use Green Field preamble */
  324. #define RATE_HT_MCS_GF_POS 10
  325. #define RATE_HT_MCS_GF_MSK (1 << RATE_HT_MCS_GF_POS)
  326. #define RATE_HT_MCS_INDEX_MSK 0x3f
  327. /*
  328. * Very High-throughput (VHT) rate format for bits 7:0
  329. *
  330. * 3-0: VHT MCS (0-9)
  331. * 5-4: number of streams - 1:
  332. * 0) Single stream (SISO)
  333. * 1) Dual stream (MIMO)
  334. * 2) Triple stream (MIMO)
  335. */
  336. /* Bit 4-5: (0) SISO, (1) MIMO2 (2) MIMO3 */
  337. #define RATE_VHT_MCS_RATE_CODE_MSK 0xf
  338. #define RATE_VHT_MCS_NSS_POS 4
  339. #define RATE_VHT_MCS_NSS_MSK (3 << RATE_VHT_MCS_NSS_POS)
  340. /*
  341. * Legacy OFDM rate format for bits 7:0
  342. *
  343. * 3-0: 0xD) 6 Mbps
  344. * 0xF) 9 Mbps
  345. * 0x5) 12 Mbps
  346. * 0x7) 18 Mbps
  347. * 0x9) 24 Mbps
  348. * 0xB) 36 Mbps
  349. * 0x1) 48 Mbps
  350. * 0x3) 54 Mbps
  351. * (bits 7-4 are 0)
  352. *
  353. * Legacy CCK rate format for bits 7:0:
  354. * bit 8 is 0, bit 26 is 0, bit 9 is 1 (CCK):
  355. *
  356. * 6-0: 10) 1 Mbps
  357. * 20) 2 Mbps
  358. * 55) 5.5 Mbps
  359. * 110) 11 Mbps
  360. * (bit 7 is 0)
  361. */
  362. #define RATE_LEGACY_RATE_MSK 0xff
  363. /* Bit 10 - OFDM HE */
  364. #define RATE_MCS_HE_POS 10
  365. #define RATE_MCS_HE_MSK BIT(RATE_MCS_HE_POS)
  366. /*
  367. * Bit 11-12: (0) 20MHz, (1) 40MHz, (2) 80MHz, (3) 160MHz
  368. * 0 and 1 are valid for HT and VHT, 2 and 3 only for VHT
  369. */
  370. #define RATE_MCS_CHAN_WIDTH_POS 11
  371. #define RATE_MCS_CHAN_WIDTH_MSK (3 << RATE_MCS_CHAN_WIDTH_POS)
  372. #define RATE_MCS_CHAN_WIDTH_20 (0 << RATE_MCS_CHAN_WIDTH_POS)
  373. #define RATE_MCS_CHAN_WIDTH_40 (1 << RATE_MCS_CHAN_WIDTH_POS)
  374. #define RATE_MCS_CHAN_WIDTH_80 (2 << RATE_MCS_CHAN_WIDTH_POS)
  375. #define RATE_MCS_CHAN_WIDTH_160 (3 << RATE_MCS_CHAN_WIDTH_POS)
  376. /* Bit 13: (1) Short guard interval (0.4 usec), (0) normal GI (0.8 usec) */
  377. #define RATE_MCS_SGI_POS 13
  378. #define RATE_MCS_SGI_MSK (1 << RATE_MCS_SGI_POS)
  379. /* Bit 14-16: Antenna selection (1) Ant A, (2) Ant B, (4) Ant C */
  380. #define RATE_MCS_ANT_POS 14
  381. #define RATE_MCS_ANT_A_MSK (1 << RATE_MCS_ANT_POS)
  382. #define RATE_MCS_ANT_B_MSK (2 << RATE_MCS_ANT_POS)
  383. #define RATE_MCS_ANT_C_MSK (4 << RATE_MCS_ANT_POS)
  384. #define RATE_MCS_ANT_AB_MSK (RATE_MCS_ANT_A_MSK | \
  385. RATE_MCS_ANT_B_MSK)
  386. #define RATE_MCS_ANT_ABC_MSK (RATE_MCS_ANT_AB_MSK | \
  387. RATE_MCS_ANT_C_MSK)
  388. #define RATE_MCS_ANT_MSK RATE_MCS_ANT_ABC_MSK
  389. /* Bit 17: (0) SS, (1) SS*2 */
  390. #define RATE_MCS_STBC_POS 17
  391. #define RATE_MCS_STBC_MSK BIT(RATE_MCS_STBC_POS)
  392. /* Bit 18: OFDM-HE dual carrier mode */
  393. #define RATE_HE_DUAL_CARRIER_MODE 18
  394. #define RATE_HE_DUAL_CARRIER_MODE_MSK BIT(RATE_HE_DUAL_CARRIER_MODE)
  395. /* Bit 19: (0) Beamforming is off, (1) Beamforming is on */
  396. #define RATE_MCS_BF_POS 19
  397. #define RATE_MCS_BF_MSK (1 << RATE_MCS_BF_POS)
  398. /*
  399. * Bit 20-21: HE LTF type and guard interval
  400. * HE (ext) SU:
  401. * 0 1xLTF+0.8us
  402. * 1 2xLTF+0.8us
  403. * 2 2xLTF+1.6us
  404. * 3 & SGI (bit 13) clear 4xLTF+3.2us
  405. * 3 & SGI (bit 13) set 4xLTF+0.8us
  406. * HE MU:
  407. * 0 4xLTF+0.8us
  408. * 1 2xLTF+0.8us
  409. * 2 2xLTF+1.6us
  410. * 3 4xLTF+3.2us
  411. * HE TRIG:
  412. * 0 1xLTF+1.6us
  413. * 1 2xLTF+1.6us
  414. * 2 4xLTF+3.2us
  415. * 3 (does not occur)
  416. */
  417. #define RATE_MCS_HE_GI_LTF_POS 20
  418. #define RATE_MCS_HE_GI_LTF_MSK (3 << RATE_MCS_HE_GI_LTF_POS)
  419. /* Bit 22-23: HE type. (0) SU, (1) SU_EXT, (2) MU, (3) trigger based */
  420. #define RATE_MCS_HE_TYPE_POS 22
  421. #define RATE_MCS_HE_TYPE_SU (0 << RATE_MCS_HE_TYPE_POS)
  422. #define RATE_MCS_HE_TYPE_EXT_SU (1 << RATE_MCS_HE_TYPE_POS)
  423. #define RATE_MCS_HE_TYPE_MU (2 << RATE_MCS_HE_TYPE_POS)
  424. #define RATE_MCS_HE_TYPE_TRIG (3 << RATE_MCS_HE_TYPE_POS)
  425. #define RATE_MCS_HE_TYPE_MSK (3 << RATE_MCS_HE_TYPE_POS)
  426. /* Bit 24-25: (0) 20MHz (no dup), (1) 2x20MHz, (2) 4x20MHz, 3 8x20MHz */
  427. #define RATE_MCS_DUP_POS 24
  428. #define RATE_MCS_DUP_MSK (3 << RATE_MCS_DUP_POS)
  429. /* Bit 27: (1) LDPC enabled, (0) LDPC disabled */
  430. #define RATE_MCS_LDPC_POS 27
  431. #define RATE_MCS_LDPC_MSK (1 << RATE_MCS_LDPC_POS)
  432. /* Bit 28: (1) 106-tone RX (8 MHz RU), (0) normal bandwidth */
  433. #define RATE_MCS_HE_106T_POS 28
  434. #define RATE_MCS_HE_106T_MSK (1 << RATE_MCS_HE_106T_POS)
  435. /* Link Quality definitions */
  436. /* # entries in rate scale table to support Tx retries */
  437. #define LQ_MAX_RETRY_NUM 16
  438. /* Link quality command flags bit fields */
  439. /* Bit 0: (0) Don't use RTS (1) Use RTS */
  440. #define LQ_FLAG_USE_RTS_POS 0
  441. #define LQ_FLAG_USE_RTS_MSK (1 << LQ_FLAG_USE_RTS_POS)
  442. /* Bit 1-3: LQ command color. Used to match responses to LQ commands */
  443. #define LQ_FLAG_COLOR_POS 1
  444. #define LQ_FLAG_COLOR_MSK (7 << LQ_FLAG_COLOR_POS)
  445. #define LQ_FLAG_COLOR_GET(_f) (((_f) & LQ_FLAG_COLOR_MSK) >>\
  446. LQ_FLAG_COLOR_POS)
  447. #define LQ_FLAGS_COLOR_INC(_c) ((((_c) + 1) << LQ_FLAG_COLOR_POS) &\
  448. LQ_FLAG_COLOR_MSK)
  449. #define LQ_FLAG_COLOR_SET(_f, _c) ((_c) | ((_f) & ~LQ_FLAG_COLOR_MSK))
  450. /* Bit 4-5: Tx RTS BW Signalling
  451. * (0) No RTS BW signalling
  452. * (1) Static BW signalling
  453. * (2) Dynamic BW signalling
  454. */
  455. #define LQ_FLAG_RTS_BW_SIG_POS 4
  456. #define LQ_FLAG_RTS_BW_SIG_NONE (0 << LQ_FLAG_RTS_BW_SIG_POS)
  457. #define LQ_FLAG_RTS_BW_SIG_STATIC (1 << LQ_FLAG_RTS_BW_SIG_POS)
  458. #define LQ_FLAG_RTS_BW_SIG_DYNAMIC (2 << LQ_FLAG_RTS_BW_SIG_POS)
  459. /* Bit 6: (0) No dynamic BW selection (1) Allow dynamic BW selection
  460. * Dyanmic BW selection allows Tx with narrower BW then requested in rates
  461. */
  462. #define LQ_FLAG_DYNAMIC_BW_POS 6
  463. #define LQ_FLAG_DYNAMIC_BW_MSK (1 << LQ_FLAG_DYNAMIC_BW_POS)
  464. /* Single Stream Tx Parameters (lq_cmd->ss_params)
  465. * Flags to control a smart FW decision about whether BFER/STBC/SISO will be
  466. * used for single stream Tx.
  467. */
  468. /* Bit 0-1: Max STBC streams allowed. Can be 0-3.
  469. * (0) - No STBC allowed
  470. * (1) - 2x1 STBC allowed (HT/VHT)
  471. * (2) - 4x2 STBC allowed (HT/VHT)
  472. * (3) - 3x2 STBC allowed (HT only)
  473. * All our chips are at most 2 antennas so only (1) is valid for now.
  474. */
  475. #define LQ_SS_STBC_ALLOWED_POS 0
  476. #define LQ_SS_STBC_ALLOWED_MSK (3 << LQ_SS_STBC_ALLOWED_MSK)
  477. /* 2x1 STBC is allowed */
  478. #define LQ_SS_STBC_1SS_ALLOWED (1 << LQ_SS_STBC_ALLOWED_POS)
  479. /* Bit 2: Beamformer (VHT only) is allowed */
  480. #define LQ_SS_BFER_ALLOWED_POS 2
  481. #define LQ_SS_BFER_ALLOWED (1 << LQ_SS_BFER_ALLOWED_POS)
  482. /* Bit 3: Force BFER or STBC for testing
  483. * If this is set:
  484. * If BFER is allowed then force the ucode to choose BFER else
  485. * If STBC is allowed then force the ucode to choose STBC over SISO
  486. */
  487. #define LQ_SS_FORCE_POS 3
  488. #define LQ_SS_FORCE (1 << LQ_SS_FORCE_POS)
  489. /* Bit 31: ss_params field is valid. Used for FW backward compatibility
  490. * with other drivers which don't support the ss_params API yet
  491. */
  492. #define LQ_SS_PARAMS_VALID_POS 31
  493. #define LQ_SS_PARAMS_VALID (1 << LQ_SS_PARAMS_VALID_POS)
  494. /**
  495. * struct iwl_lq_cmd - link quality command
  496. * @sta_id: station to update
  497. * @reduced_tpc: reduced transmit power control value
  498. * @control: not used
  499. * @flags: combination of LQ_FLAG_*
  500. * @mimo_delim: the first SISO index in rs_table, which separates MIMO
  501. * and SISO rates
  502. * @single_stream_ant_msk: best antenna for SISO (can be dual in CDD).
  503. * Should be ANT_[ABC]
  504. * @dual_stream_ant_msk: best antennas for MIMO, combination of ANT_[ABC]
  505. * @initial_rate_index: first index from rs_table per AC category
  506. * @agg_time_limit: aggregation max time threshold in usec/100, meaning
  507. * value of 100 is one usec. Range is 100 to 8000
  508. * @agg_disable_start_th: try-count threshold for starting aggregation.
  509. * If a frame has higher try-count, it should not be selected for
  510. * starting an aggregation sequence.
  511. * @agg_frame_cnt_limit: max frame count in an aggregation.
  512. * 0: no limit
  513. * 1: no aggregation (one frame per aggregation)
  514. * 2 - 0x3f: maximal number of frames (up to 3f == 63)
  515. * @reserved2: reserved
  516. * @rs_table: array of rates for each TX try, each is rate_n_flags,
  517. * meaning it is a combination of RATE_MCS_* and IWL_RATE_*_PLCP
  518. * @ss_params: single stream features. declare whether STBC or BFER are allowed.
  519. */
  520. struct iwl_lq_cmd {
  521. u8 sta_id;
  522. u8 reduced_tpc;
  523. __le16 control;
  524. /* LINK_QUAL_GENERAL_PARAMS_API_S_VER_1 */
  525. u8 flags;
  526. u8 mimo_delim;
  527. u8 single_stream_ant_msk;
  528. u8 dual_stream_ant_msk;
  529. u8 initial_rate_index[AC_NUM];
  530. /* LINK_QUAL_AGG_PARAMS_API_S_VER_1 */
  531. __le16 agg_time_limit;
  532. u8 agg_disable_start_th;
  533. u8 agg_frame_cnt_limit;
  534. __le32 reserved2;
  535. __le32 rs_table[LQ_MAX_RETRY_NUM];
  536. __le32 ss_params;
  537. }; /* LINK_QUALITY_CMD_API_S_VER_1 */
  538. #endif /* __iwl_fw_api_rs_h__ */