wmi.c 298 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944794579467947794879497950795179527953795479557956795779587959796079617962796379647965796679677968796979707971797279737974797579767977797879797980798179827983798479857986798779887989799079917992799379947995799679977998799980008001800280038004800580068007800880098010801180128013801480158016801780188019802080218022802380248025802680278028802980308031803280338034803580368037803880398040804180428043804480458046804780488049805080518052805380548055805680578058805980608061806280638064806580668067806880698070807180728073807480758076807780788079808080818082808380848085808680878088808980908091809280938094809580968097809880998100810181028103810481058106810781088109811081118112811381148115811681178118811981208121812281238124812581268127812881298130813181328133813481358136813781388139814081418142814381448145814681478148814981508151815281538154815581568157815881598160816181628163816481658166816781688169817081718172817381748175817681778178817981808181818281838184818581868187818881898190819181928193819481958196819781988199820082018202820382048205820682078208820982108211821282138214821582168217821882198220822182228223822482258226822782288229823082318232823382348235823682378238823982408241824282438244824582468247824882498250825182528253825482558256825782588259826082618262826382648265826682678268826982708271827282738274827582768277827882798280828182828283828482858286828782888289829082918292829382948295829682978298829983008301830283038304830583068307830883098310831183128313831483158316831783188319832083218322832383248325832683278328832983308331833283338334833583368337833883398340834183428343834483458346834783488349835083518352835383548355835683578358835983608361836283638364836583668367836883698370837183728373837483758376837783788379838083818382838383848385838683878388838983908391839283938394839583968397839883998400840184028403840484058406840784088409841084118412841384148415841684178418841984208421842284238424842584268427842884298430843184328433843484358436843784388439844084418442844384448445844684478448844984508451845284538454845584568457845884598460846184628463846484658466846784688469847084718472847384748475847684778478847984808481848284838484848584868487848884898490849184928493849484958496849784988499850085018502850385048505850685078508850985108511851285138514851585168517851885198520852185228523852485258526852785288529853085318532853385348535853685378538853985408541854285438544854585468547854885498550855185528553855485558556855785588559856085618562856385648565856685678568856985708571857285738574857585768577857885798580858185828583858485858586858785888589859085918592859385948595859685978598859986008601860286038604860586068607860886098610861186128613861486158616861786188619862086218622862386248625862686278628862986308631863286338634863586368637863886398640864186428643864486458646864786488649865086518652865386548655865686578658865986608661866286638664866586668667866886698670867186728673867486758676867786788679868086818682868386848685868686878688868986908691869286938694869586968697869886998700870187028703870487058706870787088709871087118712871387148715871687178718871987208721872287238724872587268727872887298730873187328733873487358736873787388739874087418742874387448745874687478748874987508751875287538754875587568757875887598760876187628763876487658766876787688769877087718772877387748775877687778778877987808781878287838784878587868787878887898790879187928793879487958796879787988799880088018802880388048805880688078808880988108811881288138814881588168817881888198820882188228823882488258826882788288829883088318832883388348835883688378838883988408841884288438844884588468847884888498850885188528853885488558856885788588859886088618862886388648865886688678868886988708871887288738874887588768877887888798880888188828883888488858886888788888889889088918892889388948895889688978898889989008901890289038904890589068907890889098910891189128913891489158916891789188919892089218922892389248925892689278928892989308931893289338934893589368937893889398940894189428943894489458946894789488949895089518952895389548955895689578958895989608961896289638964896589668967896889698970897189728973897489758976897789788979898089818982898389848985898689878988898989908991899289938994899589968997899889999000900190029003900490059006900790089009901090119012901390149015901690179018901990209021902290239024902590269027902890299030903190329033903490359036903790389039904090419042904390449045904690479048904990509051905290539054905590569057905890599060906190629063906490659066906790689069907090719072907390749075907690779078907990809081908290839084908590869087908890899090909190929093909490959096909790989099910091019102
  1. /*
  2. * Copyright (c) 2005-2011 Atheros Communications Inc.
  3. * Copyright (c) 2011-2017 Qualcomm Atheros, Inc.
  4. * Copyright (c) 2018, The Linux Foundation. All rights reserved.
  5. *
  6. * Permission to use, copy, modify, and/or distribute this software for any
  7. * purpose with or without fee is hereby granted, provided that the above
  8. * copyright notice and this permission notice appear in all copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  11. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  12. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  13. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  14. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  15. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  16. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <linux/skbuff.h>
  19. #include <linux/ctype.h>
  20. #include "core.h"
  21. #include "htc.h"
  22. #include "debug.h"
  23. #include "wmi.h"
  24. #include "wmi-tlv.h"
  25. #include "mac.h"
  26. #include "testmode.h"
  27. #include "wmi-ops.h"
  28. #include "p2p.h"
  29. #include "hw.h"
  30. #include "hif.h"
  31. #include "txrx.h"
  32. #define ATH10K_WMI_BARRIER_ECHO_ID 0xBA991E9
  33. #define ATH10K_WMI_BARRIER_TIMEOUT_HZ (3 * HZ)
  34. #define ATH10K_WMI_DFS_CONF_TIMEOUT_HZ (HZ / 6)
  35. /* MAIN WMI cmd track */
  36. static struct wmi_cmd_map wmi_cmd_map = {
  37. .init_cmdid = WMI_INIT_CMDID,
  38. .start_scan_cmdid = WMI_START_SCAN_CMDID,
  39. .stop_scan_cmdid = WMI_STOP_SCAN_CMDID,
  40. .scan_chan_list_cmdid = WMI_SCAN_CHAN_LIST_CMDID,
  41. .scan_sch_prio_tbl_cmdid = WMI_SCAN_SCH_PRIO_TBL_CMDID,
  42. .scan_prob_req_oui_cmdid = WMI_CMD_UNSUPPORTED,
  43. .pdev_set_regdomain_cmdid = WMI_PDEV_SET_REGDOMAIN_CMDID,
  44. .pdev_set_channel_cmdid = WMI_PDEV_SET_CHANNEL_CMDID,
  45. .pdev_set_param_cmdid = WMI_PDEV_SET_PARAM_CMDID,
  46. .pdev_pktlog_enable_cmdid = WMI_PDEV_PKTLOG_ENABLE_CMDID,
  47. .pdev_pktlog_disable_cmdid = WMI_PDEV_PKTLOG_DISABLE_CMDID,
  48. .pdev_set_wmm_params_cmdid = WMI_PDEV_SET_WMM_PARAMS_CMDID,
  49. .pdev_set_ht_cap_ie_cmdid = WMI_PDEV_SET_HT_CAP_IE_CMDID,
  50. .pdev_set_vht_cap_ie_cmdid = WMI_PDEV_SET_VHT_CAP_IE_CMDID,
  51. .pdev_set_dscp_tid_map_cmdid = WMI_PDEV_SET_DSCP_TID_MAP_CMDID,
  52. .pdev_set_quiet_mode_cmdid = WMI_PDEV_SET_QUIET_MODE_CMDID,
  53. .pdev_green_ap_ps_enable_cmdid = WMI_PDEV_GREEN_AP_PS_ENABLE_CMDID,
  54. .pdev_get_tpc_config_cmdid = WMI_PDEV_GET_TPC_CONFIG_CMDID,
  55. .pdev_set_base_macaddr_cmdid = WMI_PDEV_SET_BASE_MACADDR_CMDID,
  56. .vdev_create_cmdid = WMI_VDEV_CREATE_CMDID,
  57. .vdev_delete_cmdid = WMI_VDEV_DELETE_CMDID,
  58. .vdev_start_request_cmdid = WMI_VDEV_START_REQUEST_CMDID,
  59. .vdev_restart_request_cmdid = WMI_VDEV_RESTART_REQUEST_CMDID,
  60. .vdev_up_cmdid = WMI_VDEV_UP_CMDID,
  61. .vdev_stop_cmdid = WMI_VDEV_STOP_CMDID,
  62. .vdev_down_cmdid = WMI_VDEV_DOWN_CMDID,
  63. .vdev_set_param_cmdid = WMI_VDEV_SET_PARAM_CMDID,
  64. .vdev_install_key_cmdid = WMI_VDEV_INSTALL_KEY_CMDID,
  65. .peer_create_cmdid = WMI_PEER_CREATE_CMDID,
  66. .peer_delete_cmdid = WMI_PEER_DELETE_CMDID,
  67. .peer_flush_tids_cmdid = WMI_PEER_FLUSH_TIDS_CMDID,
  68. .peer_set_param_cmdid = WMI_PEER_SET_PARAM_CMDID,
  69. .peer_assoc_cmdid = WMI_PEER_ASSOC_CMDID,
  70. .peer_add_wds_entry_cmdid = WMI_PEER_ADD_WDS_ENTRY_CMDID,
  71. .peer_remove_wds_entry_cmdid = WMI_PEER_REMOVE_WDS_ENTRY_CMDID,
  72. .peer_mcast_group_cmdid = WMI_PEER_MCAST_GROUP_CMDID,
  73. .bcn_tx_cmdid = WMI_BCN_TX_CMDID,
  74. .pdev_send_bcn_cmdid = WMI_PDEV_SEND_BCN_CMDID,
  75. .bcn_tmpl_cmdid = WMI_BCN_TMPL_CMDID,
  76. .bcn_filter_rx_cmdid = WMI_BCN_FILTER_RX_CMDID,
  77. .prb_req_filter_rx_cmdid = WMI_PRB_REQ_FILTER_RX_CMDID,
  78. .mgmt_tx_cmdid = WMI_MGMT_TX_CMDID,
  79. .prb_tmpl_cmdid = WMI_PRB_TMPL_CMDID,
  80. .addba_clear_resp_cmdid = WMI_ADDBA_CLEAR_RESP_CMDID,
  81. .addba_send_cmdid = WMI_ADDBA_SEND_CMDID,
  82. .addba_status_cmdid = WMI_ADDBA_STATUS_CMDID,
  83. .delba_send_cmdid = WMI_DELBA_SEND_CMDID,
  84. .addba_set_resp_cmdid = WMI_ADDBA_SET_RESP_CMDID,
  85. .send_singleamsdu_cmdid = WMI_SEND_SINGLEAMSDU_CMDID,
  86. .sta_powersave_mode_cmdid = WMI_STA_POWERSAVE_MODE_CMDID,
  87. .sta_powersave_param_cmdid = WMI_STA_POWERSAVE_PARAM_CMDID,
  88. .sta_mimo_ps_mode_cmdid = WMI_STA_MIMO_PS_MODE_CMDID,
  89. .pdev_dfs_enable_cmdid = WMI_PDEV_DFS_ENABLE_CMDID,
  90. .pdev_dfs_disable_cmdid = WMI_PDEV_DFS_DISABLE_CMDID,
  91. .roam_scan_mode = WMI_ROAM_SCAN_MODE,
  92. .roam_scan_rssi_threshold = WMI_ROAM_SCAN_RSSI_THRESHOLD,
  93. .roam_scan_period = WMI_ROAM_SCAN_PERIOD,
  94. .roam_scan_rssi_change_threshold = WMI_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
  95. .roam_ap_profile = WMI_ROAM_AP_PROFILE,
  96. .ofl_scan_add_ap_profile = WMI_ROAM_AP_PROFILE,
  97. .ofl_scan_remove_ap_profile = WMI_OFL_SCAN_REMOVE_AP_PROFILE,
  98. .ofl_scan_period = WMI_OFL_SCAN_PERIOD,
  99. .p2p_dev_set_device_info = WMI_P2P_DEV_SET_DEVICE_INFO,
  100. .p2p_dev_set_discoverability = WMI_P2P_DEV_SET_DISCOVERABILITY,
  101. .p2p_go_set_beacon_ie = WMI_P2P_GO_SET_BEACON_IE,
  102. .p2p_go_set_probe_resp_ie = WMI_P2P_GO_SET_PROBE_RESP_IE,
  103. .p2p_set_vendor_ie_data_cmdid = WMI_P2P_SET_VENDOR_IE_DATA_CMDID,
  104. .ap_ps_peer_param_cmdid = WMI_AP_PS_PEER_PARAM_CMDID,
  105. .ap_ps_peer_uapsd_coex_cmdid = WMI_AP_PS_PEER_UAPSD_COEX_CMDID,
  106. .peer_rate_retry_sched_cmdid = WMI_PEER_RATE_RETRY_SCHED_CMDID,
  107. .wlan_profile_trigger_cmdid = WMI_WLAN_PROFILE_TRIGGER_CMDID,
  108. .wlan_profile_set_hist_intvl_cmdid =
  109. WMI_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
  110. .wlan_profile_get_profile_data_cmdid =
  111. WMI_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
  112. .wlan_profile_enable_profile_id_cmdid =
  113. WMI_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
  114. .wlan_profile_list_profile_id_cmdid =
  115. WMI_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
  116. .pdev_suspend_cmdid = WMI_PDEV_SUSPEND_CMDID,
  117. .pdev_resume_cmdid = WMI_PDEV_RESUME_CMDID,
  118. .add_bcn_filter_cmdid = WMI_ADD_BCN_FILTER_CMDID,
  119. .rmv_bcn_filter_cmdid = WMI_RMV_BCN_FILTER_CMDID,
  120. .wow_add_wake_pattern_cmdid = WMI_WOW_ADD_WAKE_PATTERN_CMDID,
  121. .wow_del_wake_pattern_cmdid = WMI_WOW_DEL_WAKE_PATTERN_CMDID,
  122. .wow_enable_disable_wake_event_cmdid =
  123. WMI_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
  124. .wow_enable_cmdid = WMI_WOW_ENABLE_CMDID,
  125. .wow_hostwakeup_from_sleep_cmdid = WMI_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
  126. .rtt_measreq_cmdid = WMI_RTT_MEASREQ_CMDID,
  127. .rtt_tsf_cmdid = WMI_RTT_TSF_CMDID,
  128. .vdev_spectral_scan_configure_cmdid =
  129. WMI_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
  130. .vdev_spectral_scan_enable_cmdid = WMI_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
  131. .request_stats_cmdid = WMI_REQUEST_STATS_CMDID,
  132. .set_arp_ns_offload_cmdid = WMI_SET_ARP_NS_OFFLOAD_CMDID,
  133. .network_list_offload_config_cmdid =
  134. WMI_NETWORK_LIST_OFFLOAD_CONFIG_CMDID,
  135. .gtk_offload_cmdid = WMI_GTK_OFFLOAD_CMDID,
  136. .csa_offload_enable_cmdid = WMI_CSA_OFFLOAD_ENABLE_CMDID,
  137. .csa_offload_chanswitch_cmdid = WMI_CSA_OFFLOAD_CHANSWITCH_CMDID,
  138. .chatter_set_mode_cmdid = WMI_CHATTER_SET_MODE_CMDID,
  139. .peer_tid_addba_cmdid = WMI_PEER_TID_ADDBA_CMDID,
  140. .peer_tid_delba_cmdid = WMI_PEER_TID_DELBA_CMDID,
  141. .sta_dtim_ps_method_cmdid = WMI_STA_DTIM_PS_METHOD_CMDID,
  142. .sta_uapsd_auto_trig_cmdid = WMI_STA_UAPSD_AUTO_TRIG_CMDID,
  143. .sta_keepalive_cmd = WMI_STA_KEEPALIVE_CMD,
  144. .echo_cmdid = WMI_ECHO_CMDID,
  145. .pdev_utf_cmdid = WMI_PDEV_UTF_CMDID,
  146. .dbglog_cfg_cmdid = WMI_DBGLOG_CFG_CMDID,
  147. .pdev_qvit_cmdid = WMI_PDEV_QVIT_CMDID,
  148. .pdev_ftm_intg_cmdid = WMI_PDEV_FTM_INTG_CMDID,
  149. .vdev_set_keepalive_cmdid = WMI_VDEV_SET_KEEPALIVE_CMDID,
  150. .vdev_get_keepalive_cmdid = WMI_VDEV_GET_KEEPALIVE_CMDID,
  151. .force_fw_hang_cmdid = WMI_FORCE_FW_HANG_CMDID,
  152. .gpio_config_cmdid = WMI_GPIO_CONFIG_CMDID,
  153. .gpio_output_cmdid = WMI_GPIO_OUTPUT_CMDID,
  154. .pdev_get_temperature_cmdid = WMI_CMD_UNSUPPORTED,
  155. .pdev_enable_adaptive_cca_cmdid = WMI_CMD_UNSUPPORTED,
  156. .scan_update_request_cmdid = WMI_CMD_UNSUPPORTED,
  157. .vdev_standby_response_cmdid = WMI_CMD_UNSUPPORTED,
  158. .vdev_resume_response_cmdid = WMI_CMD_UNSUPPORTED,
  159. .wlan_peer_caching_add_peer_cmdid = WMI_CMD_UNSUPPORTED,
  160. .wlan_peer_caching_evict_peer_cmdid = WMI_CMD_UNSUPPORTED,
  161. .wlan_peer_caching_restore_peer_cmdid = WMI_CMD_UNSUPPORTED,
  162. .wlan_peer_caching_print_all_peers_info_cmdid = WMI_CMD_UNSUPPORTED,
  163. .peer_update_wds_entry_cmdid = WMI_CMD_UNSUPPORTED,
  164. .peer_add_proxy_sta_entry_cmdid = WMI_CMD_UNSUPPORTED,
  165. .rtt_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  166. .oem_req_cmdid = WMI_CMD_UNSUPPORTED,
  167. .nan_cmdid = WMI_CMD_UNSUPPORTED,
  168. .vdev_ratemask_cmdid = WMI_CMD_UNSUPPORTED,
  169. .qboost_cfg_cmdid = WMI_CMD_UNSUPPORTED,
  170. .pdev_smart_ant_enable_cmdid = WMI_CMD_UNSUPPORTED,
  171. .pdev_smart_ant_set_rx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  172. .peer_smart_ant_set_tx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  173. .peer_smart_ant_set_train_info_cmdid = WMI_CMD_UNSUPPORTED,
  174. .peer_smart_ant_set_node_config_ops_cmdid = WMI_CMD_UNSUPPORTED,
  175. .pdev_set_antenna_switch_table_cmdid = WMI_CMD_UNSUPPORTED,
  176. .pdev_set_ctl_table_cmdid = WMI_CMD_UNSUPPORTED,
  177. .pdev_set_mimogain_table_cmdid = WMI_CMD_UNSUPPORTED,
  178. .pdev_ratepwr_table_cmdid = WMI_CMD_UNSUPPORTED,
  179. .pdev_ratepwr_chainmsk_table_cmdid = WMI_CMD_UNSUPPORTED,
  180. .pdev_fips_cmdid = WMI_CMD_UNSUPPORTED,
  181. .tt_set_conf_cmdid = WMI_CMD_UNSUPPORTED,
  182. .fwtest_cmdid = WMI_CMD_UNSUPPORTED,
  183. .vdev_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  184. .peer_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  185. .pdev_get_ani_cck_config_cmdid = WMI_CMD_UNSUPPORTED,
  186. .pdev_get_ani_ofdm_config_cmdid = WMI_CMD_UNSUPPORTED,
  187. .pdev_reserve_ast_entry_cmdid = WMI_CMD_UNSUPPORTED,
  188. .pdev_get_nfcal_power_cmdid = WMI_CMD_UNSUPPORTED,
  189. .pdev_get_tpc_cmdid = WMI_CMD_UNSUPPORTED,
  190. .pdev_get_ast_info_cmdid = WMI_CMD_UNSUPPORTED,
  191. .vdev_set_dscp_tid_map_cmdid = WMI_CMD_UNSUPPORTED,
  192. .pdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
  193. .vdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
  194. .vdev_filter_neighbor_rx_packets_cmdid = WMI_CMD_UNSUPPORTED,
  195. .mu_cal_start_cmdid = WMI_CMD_UNSUPPORTED,
  196. .set_cca_params_cmdid = WMI_CMD_UNSUPPORTED,
  197. .pdev_bss_chan_info_request_cmdid = WMI_CMD_UNSUPPORTED,
  198. .pdev_get_tpc_table_cmdid = WMI_CMD_UNSUPPORTED,
  199. .radar_found_cmdid = WMI_CMD_UNSUPPORTED,
  200. };
  201. /* 10.X WMI cmd track */
  202. static struct wmi_cmd_map wmi_10x_cmd_map = {
  203. .init_cmdid = WMI_10X_INIT_CMDID,
  204. .start_scan_cmdid = WMI_10X_START_SCAN_CMDID,
  205. .stop_scan_cmdid = WMI_10X_STOP_SCAN_CMDID,
  206. .scan_chan_list_cmdid = WMI_10X_SCAN_CHAN_LIST_CMDID,
  207. .scan_sch_prio_tbl_cmdid = WMI_CMD_UNSUPPORTED,
  208. .scan_prob_req_oui_cmdid = WMI_CMD_UNSUPPORTED,
  209. .pdev_set_regdomain_cmdid = WMI_10X_PDEV_SET_REGDOMAIN_CMDID,
  210. .pdev_set_channel_cmdid = WMI_10X_PDEV_SET_CHANNEL_CMDID,
  211. .pdev_set_param_cmdid = WMI_10X_PDEV_SET_PARAM_CMDID,
  212. .pdev_pktlog_enable_cmdid = WMI_10X_PDEV_PKTLOG_ENABLE_CMDID,
  213. .pdev_pktlog_disable_cmdid = WMI_10X_PDEV_PKTLOG_DISABLE_CMDID,
  214. .pdev_set_wmm_params_cmdid = WMI_10X_PDEV_SET_WMM_PARAMS_CMDID,
  215. .pdev_set_ht_cap_ie_cmdid = WMI_10X_PDEV_SET_HT_CAP_IE_CMDID,
  216. .pdev_set_vht_cap_ie_cmdid = WMI_10X_PDEV_SET_VHT_CAP_IE_CMDID,
  217. .pdev_set_dscp_tid_map_cmdid = WMI_10X_PDEV_SET_DSCP_TID_MAP_CMDID,
  218. .pdev_set_quiet_mode_cmdid = WMI_10X_PDEV_SET_QUIET_MODE_CMDID,
  219. .pdev_green_ap_ps_enable_cmdid = WMI_10X_PDEV_GREEN_AP_PS_ENABLE_CMDID,
  220. .pdev_get_tpc_config_cmdid = WMI_10X_PDEV_GET_TPC_CONFIG_CMDID,
  221. .pdev_set_base_macaddr_cmdid = WMI_10X_PDEV_SET_BASE_MACADDR_CMDID,
  222. .vdev_create_cmdid = WMI_10X_VDEV_CREATE_CMDID,
  223. .vdev_delete_cmdid = WMI_10X_VDEV_DELETE_CMDID,
  224. .vdev_start_request_cmdid = WMI_10X_VDEV_START_REQUEST_CMDID,
  225. .vdev_restart_request_cmdid = WMI_10X_VDEV_RESTART_REQUEST_CMDID,
  226. .vdev_up_cmdid = WMI_10X_VDEV_UP_CMDID,
  227. .vdev_stop_cmdid = WMI_10X_VDEV_STOP_CMDID,
  228. .vdev_down_cmdid = WMI_10X_VDEV_DOWN_CMDID,
  229. .vdev_set_param_cmdid = WMI_10X_VDEV_SET_PARAM_CMDID,
  230. .vdev_install_key_cmdid = WMI_10X_VDEV_INSTALL_KEY_CMDID,
  231. .peer_create_cmdid = WMI_10X_PEER_CREATE_CMDID,
  232. .peer_delete_cmdid = WMI_10X_PEER_DELETE_CMDID,
  233. .peer_flush_tids_cmdid = WMI_10X_PEER_FLUSH_TIDS_CMDID,
  234. .peer_set_param_cmdid = WMI_10X_PEER_SET_PARAM_CMDID,
  235. .peer_assoc_cmdid = WMI_10X_PEER_ASSOC_CMDID,
  236. .peer_add_wds_entry_cmdid = WMI_10X_PEER_ADD_WDS_ENTRY_CMDID,
  237. .peer_remove_wds_entry_cmdid = WMI_10X_PEER_REMOVE_WDS_ENTRY_CMDID,
  238. .peer_mcast_group_cmdid = WMI_10X_PEER_MCAST_GROUP_CMDID,
  239. .bcn_tx_cmdid = WMI_10X_BCN_TX_CMDID,
  240. .pdev_send_bcn_cmdid = WMI_10X_PDEV_SEND_BCN_CMDID,
  241. .bcn_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
  242. .bcn_filter_rx_cmdid = WMI_10X_BCN_FILTER_RX_CMDID,
  243. .prb_req_filter_rx_cmdid = WMI_10X_PRB_REQ_FILTER_RX_CMDID,
  244. .mgmt_tx_cmdid = WMI_10X_MGMT_TX_CMDID,
  245. .prb_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
  246. .addba_clear_resp_cmdid = WMI_10X_ADDBA_CLEAR_RESP_CMDID,
  247. .addba_send_cmdid = WMI_10X_ADDBA_SEND_CMDID,
  248. .addba_status_cmdid = WMI_10X_ADDBA_STATUS_CMDID,
  249. .delba_send_cmdid = WMI_10X_DELBA_SEND_CMDID,
  250. .addba_set_resp_cmdid = WMI_10X_ADDBA_SET_RESP_CMDID,
  251. .send_singleamsdu_cmdid = WMI_10X_SEND_SINGLEAMSDU_CMDID,
  252. .sta_powersave_mode_cmdid = WMI_10X_STA_POWERSAVE_MODE_CMDID,
  253. .sta_powersave_param_cmdid = WMI_10X_STA_POWERSAVE_PARAM_CMDID,
  254. .sta_mimo_ps_mode_cmdid = WMI_10X_STA_MIMO_PS_MODE_CMDID,
  255. .pdev_dfs_enable_cmdid = WMI_10X_PDEV_DFS_ENABLE_CMDID,
  256. .pdev_dfs_disable_cmdid = WMI_10X_PDEV_DFS_DISABLE_CMDID,
  257. .roam_scan_mode = WMI_10X_ROAM_SCAN_MODE,
  258. .roam_scan_rssi_threshold = WMI_10X_ROAM_SCAN_RSSI_THRESHOLD,
  259. .roam_scan_period = WMI_10X_ROAM_SCAN_PERIOD,
  260. .roam_scan_rssi_change_threshold =
  261. WMI_10X_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
  262. .roam_ap_profile = WMI_10X_ROAM_AP_PROFILE,
  263. .ofl_scan_add_ap_profile = WMI_10X_OFL_SCAN_ADD_AP_PROFILE,
  264. .ofl_scan_remove_ap_profile = WMI_10X_OFL_SCAN_REMOVE_AP_PROFILE,
  265. .ofl_scan_period = WMI_10X_OFL_SCAN_PERIOD,
  266. .p2p_dev_set_device_info = WMI_10X_P2P_DEV_SET_DEVICE_INFO,
  267. .p2p_dev_set_discoverability = WMI_10X_P2P_DEV_SET_DISCOVERABILITY,
  268. .p2p_go_set_beacon_ie = WMI_10X_P2P_GO_SET_BEACON_IE,
  269. .p2p_go_set_probe_resp_ie = WMI_10X_P2P_GO_SET_PROBE_RESP_IE,
  270. .p2p_set_vendor_ie_data_cmdid = WMI_CMD_UNSUPPORTED,
  271. .ap_ps_peer_param_cmdid = WMI_10X_AP_PS_PEER_PARAM_CMDID,
  272. .ap_ps_peer_uapsd_coex_cmdid = WMI_CMD_UNSUPPORTED,
  273. .peer_rate_retry_sched_cmdid = WMI_10X_PEER_RATE_RETRY_SCHED_CMDID,
  274. .wlan_profile_trigger_cmdid = WMI_10X_WLAN_PROFILE_TRIGGER_CMDID,
  275. .wlan_profile_set_hist_intvl_cmdid =
  276. WMI_10X_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
  277. .wlan_profile_get_profile_data_cmdid =
  278. WMI_10X_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
  279. .wlan_profile_enable_profile_id_cmdid =
  280. WMI_10X_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
  281. .wlan_profile_list_profile_id_cmdid =
  282. WMI_10X_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
  283. .pdev_suspend_cmdid = WMI_10X_PDEV_SUSPEND_CMDID,
  284. .pdev_resume_cmdid = WMI_10X_PDEV_RESUME_CMDID,
  285. .add_bcn_filter_cmdid = WMI_10X_ADD_BCN_FILTER_CMDID,
  286. .rmv_bcn_filter_cmdid = WMI_10X_RMV_BCN_FILTER_CMDID,
  287. .wow_add_wake_pattern_cmdid = WMI_10X_WOW_ADD_WAKE_PATTERN_CMDID,
  288. .wow_del_wake_pattern_cmdid = WMI_10X_WOW_DEL_WAKE_PATTERN_CMDID,
  289. .wow_enable_disable_wake_event_cmdid =
  290. WMI_10X_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
  291. .wow_enable_cmdid = WMI_10X_WOW_ENABLE_CMDID,
  292. .wow_hostwakeup_from_sleep_cmdid =
  293. WMI_10X_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
  294. .rtt_measreq_cmdid = WMI_10X_RTT_MEASREQ_CMDID,
  295. .rtt_tsf_cmdid = WMI_10X_RTT_TSF_CMDID,
  296. .vdev_spectral_scan_configure_cmdid =
  297. WMI_10X_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
  298. .vdev_spectral_scan_enable_cmdid =
  299. WMI_10X_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
  300. .request_stats_cmdid = WMI_10X_REQUEST_STATS_CMDID,
  301. .set_arp_ns_offload_cmdid = WMI_CMD_UNSUPPORTED,
  302. .network_list_offload_config_cmdid = WMI_CMD_UNSUPPORTED,
  303. .gtk_offload_cmdid = WMI_CMD_UNSUPPORTED,
  304. .csa_offload_enable_cmdid = WMI_CMD_UNSUPPORTED,
  305. .csa_offload_chanswitch_cmdid = WMI_CMD_UNSUPPORTED,
  306. .chatter_set_mode_cmdid = WMI_CMD_UNSUPPORTED,
  307. .peer_tid_addba_cmdid = WMI_CMD_UNSUPPORTED,
  308. .peer_tid_delba_cmdid = WMI_CMD_UNSUPPORTED,
  309. .sta_dtim_ps_method_cmdid = WMI_CMD_UNSUPPORTED,
  310. .sta_uapsd_auto_trig_cmdid = WMI_CMD_UNSUPPORTED,
  311. .sta_keepalive_cmd = WMI_CMD_UNSUPPORTED,
  312. .echo_cmdid = WMI_10X_ECHO_CMDID,
  313. .pdev_utf_cmdid = WMI_10X_PDEV_UTF_CMDID,
  314. .dbglog_cfg_cmdid = WMI_10X_DBGLOG_CFG_CMDID,
  315. .pdev_qvit_cmdid = WMI_10X_PDEV_QVIT_CMDID,
  316. .pdev_ftm_intg_cmdid = WMI_CMD_UNSUPPORTED,
  317. .vdev_set_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  318. .vdev_get_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  319. .force_fw_hang_cmdid = WMI_CMD_UNSUPPORTED,
  320. .gpio_config_cmdid = WMI_10X_GPIO_CONFIG_CMDID,
  321. .gpio_output_cmdid = WMI_10X_GPIO_OUTPUT_CMDID,
  322. .pdev_get_temperature_cmdid = WMI_CMD_UNSUPPORTED,
  323. .pdev_enable_adaptive_cca_cmdid = WMI_CMD_UNSUPPORTED,
  324. .scan_update_request_cmdid = WMI_CMD_UNSUPPORTED,
  325. .vdev_standby_response_cmdid = WMI_CMD_UNSUPPORTED,
  326. .vdev_resume_response_cmdid = WMI_CMD_UNSUPPORTED,
  327. .wlan_peer_caching_add_peer_cmdid = WMI_CMD_UNSUPPORTED,
  328. .wlan_peer_caching_evict_peer_cmdid = WMI_CMD_UNSUPPORTED,
  329. .wlan_peer_caching_restore_peer_cmdid = WMI_CMD_UNSUPPORTED,
  330. .wlan_peer_caching_print_all_peers_info_cmdid = WMI_CMD_UNSUPPORTED,
  331. .peer_update_wds_entry_cmdid = WMI_CMD_UNSUPPORTED,
  332. .peer_add_proxy_sta_entry_cmdid = WMI_CMD_UNSUPPORTED,
  333. .rtt_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  334. .oem_req_cmdid = WMI_CMD_UNSUPPORTED,
  335. .nan_cmdid = WMI_CMD_UNSUPPORTED,
  336. .vdev_ratemask_cmdid = WMI_CMD_UNSUPPORTED,
  337. .qboost_cfg_cmdid = WMI_CMD_UNSUPPORTED,
  338. .pdev_smart_ant_enable_cmdid = WMI_CMD_UNSUPPORTED,
  339. .pdev_smart_ant_set_rx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  340. .peer_smart_ant_set_tx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  341. .peer_smart_ant_set_train_info_cmdid = WMI_CMD_UNSUPPORTED,
  342. .peer_smart_ant_set_node_config_ops_cmdid = WMI_CMD_UNSUPPORTED,
  343. .pdev_set_antenna_switch_table_cmdid = WMI_CMD_UNSUPPORTED,
  344. .pdev_set_ctl_table_cmdid = WMI_CMD_UNSUPPORTED,
  345. .pdev_set_mimogain_table_cmdid = WMI_CMD_UNSUPPORTED,
  346. .pdev_ratepwr_table_cmdid = WMI_CMD_UNSUPPORTED,
  347. .pdev_ratepwr_chainmsk_table_cmdid = WMI_CMD_UNSUPPORTED,
  348. .pdev_fips_cmdid = WMI_CMD_UNSUPPORTED,
  349. .tt_set_conf_cmdid = WMI_CMD_UNSUPPORTED,
  350. .fwtest_cmdid = WMI_CMD_UNSUPPORTED,
  351. .vdev_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  352. .peer_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  353. .pdev_get_ani_cck_config_cmdid = WMI_CMD_UNSUPPORTED,
  354. .pdev_get_ani_ofdm_config_cmdid = WMI_CMD_UNSUPPORTED,
  355. .pdev_reserve_ast_entry_cmdid = WMI_CMD_UNSUPPORTED,
  356. .pdev_get_nfcal_power_cmdid = WMI_CMD_UNSUPPORTED,
  357. .pdev_get_tpc_cmdid = WMI_CMD_UNSUPPORTED,
  358. .pdev_get_ast_info_cmdid = WMI_CMD_UNSUPPORTED,
  359. .vdev_set_dscp_tid_map_cmdid = WMI_CMD_UNSUPPORTED,
  360. .pdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
  361. .vdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
  362. .vdev_filter_neighbor_rx_packets_cmdid = WMI_CMD_UNSUPPORTED,
  363. .mu_cal_start_cmdid = WMI_CMD_UNSUPPORTED,
  364. .set_cca_params_cmdid = WMI_CMD_UNSUPPORTED,
  365. .pdev_bss_chan_info_request_cmdid = WMI_CMD_UNSUPPORTED,
  366. .pdev_get_tpc_table_cmdid = WMI_CMD_UNSUPPORTED,
  367. .radar_found_cmdid = WMI_CMD_UNSUPPORTED,
  368. };
  369. /* 10.2.4 WMI cmd track */
  370. static struct wmi_cmd_map wmi_10_2_4_cmd_map = {
  371. .init_cmdid = WMI_10_2_INIT_CMDID,
  372. .start_scan_cmdid = WMI_10_2_START_SCAN_CMDID,
  373. .stop_scan_cmdid = WMI_10_2_STOP_SCAN_CMDID,
  374. .scan_chan_list_cmdid = WMI_10_2_SCAN_CHAN_LIST_CMDID,
  375. .scan_sch_prio_tbl_cmdid = WMI_CMD_UNSUPPORTED,
  376. .scan_prob_req_oui_cmdid = WMI_CMD_UNSUPPORTED,
  377. .pdev_set_regdomain_cmdid = WMI_10_2_PDEV_SET_REGDOMAIN_CMDID,
  378. .pdev_set_channel_cmdid = WMI_10_2_PDEV_SET_CHANNEL_CMDID,
  379. .pdev_set_param_cmdid = WMI_10_2_PDEV_SET_PARAM_CMDID,
  380. .pdev_pktlog_enable_cmdid = WMI_10_2_PDEV_PKTLOG_ENABLE_CMDID,
  381. .pdev_pktlog_disable_cmdid = WMI_10_2_PDEV_PKTLOG_DISABLE_CMDID,
  382. .pdev_set_wmm_params_cmdid = WMI_10_2_PDEV_SET_WMM_PARAMS_CMDID,
  383. .pdev_set_ht_cap_ie_cmdid = WMI_10_2_PDEV_SET_HT_CAP_IE_CMDID,
  384. .pdev_set_vht_cap_ie_cmdid = WMI_10_2_PDEV_SET_VHT_CAP_IE_CMDID,
  385. .pdev_set_quiet_mode_cmdid = WMI_10_2_PDEV_SET_QUIET_MODE_CMDID,
  386. .pdev_green_ap_ps_enable_cmdid = WMI_10_2_PDEV_GREEN_AP_PS_ENABLE_CMDID,
  387. .pdev_get_tpc_config_cmdid = WMI_10_2_PDEV_GET_TPC_CONFIG_CMDID,
  388. .pdev_set_base_macaddr_cmdid = WMI_10_2_PDEV_SET_BASE_MACADDR_CMDID,
  389. .vdev_create_cmdid = WMI_10_2_VDEV_CREATE_CMDID,
  390. .vdev_delete_cmdid = WMI_10_2_VDEV_DELETE_CMDID,
  391. .vdev_start_request_cmdid = WMI_10_2_VDEV_START_REQUEST_CMDID,
  392. .vdev_restart_request_cmdid = WMI_10_2_VDEV_RESTART_REQUEST_CMDID,
  393. .vdev_up_cmdid = WMI_10_2_VDEV_UP_CMDID,
  394. .vdev_stop_cmdid = WMI_10_2_VDEV_STOP_CMDID,
  395. .vdev_down_cmdid = WMI_10_2_VDEV_DOWN_CMDID,
  396. .vdev_set_param_cmdid = WMI_10_2_VDEV_SET_PARAM_CMDID,
  397. .vdev_install_key_cmdid = WMI_10_2_VDEV_INSTALL_KEY_CMDID,
  398. .peer_create_cmdid = WMI_10_2_PEER_CREATE_CMDID,
  399. .peer_delete_cmdid = WMI_10_2_PEER_DELETE_CMDID,
  400. .peer_flush_tids_cmdid = WMI_10_2_PEER_FLUSH_TIDS_CMDID,
  401. .peer_set_param_cmdid = WMI_10_2_PEER_SET_PARAM_CMDID,
  402. .peer_assoc_cmdid = WMI_10_2_PEER_ASSOC_CMDID,
  403. .peer_add_wds_entry_cmdid = WMI_10_2_PEER_ADD_WDS_ENTRY_CMDID,
  404. .peer_remove_wds_entry_cmdid = WMI_10_2_PEER_REMOVE_WDS_ENTRY_CMDID,
  405. .peer_mcast_group_cmdid = WMI_10_2_PEER_MCAST_GROUP_CMDID,
  406. .bcn_tx_cmdid = WMI_10_2_BCN_TX_CMDID,
  407. .pdev_send_bcn_cmdid = WMI_10_2_PDEV_SEND_BCN_CMDID,
  408. .bcn_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
  409. .bcn_filter_rx_cmdid = WMI_10_2_BCN_FILTER_RX_CMDID,
  410. .prb_req_filter_rx_cmdid = WMI_10_2_PRB_REQ_FILTER_RX_CMDID,
  411. .mgmt_tx_cmdid = WMI_10_2_MGMT_TX_CMDID,
  412. .prb_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
  413. .addba_clear_resp_cmdid = WMI_10_2_ADDBA_CLEAR_RESP_CMDID,
  414. .addba_send_cmdid = WMI_10_2_ADDBA_SEND_CMDID,
  415. .addba_status_cmdid = WMI_10_2_ADDBA_STATUS_CMDID,
  416. .delba_send_cmdid = WMI_10_2_DELBA_SEND_CMDID,
  417. .addba_set_resp_cmdid = WMI_10_2_ADDBA_SET_RESP_CMDID,
  418. .send_singleamsdu_cmdid = WMI_10_2_SEND_SINGLEAMSDU_CMDID,
  419. .sta_powersave_mode_cmdid = WMI_10_2_STA_POWERSAVE_MODE_CMDID,
  420. .sta_powersave_param_cmdid = WMI_10_2_STA_POWERSAVE_PARAM_CMDID,
  421. .sta_mimo_ps_mode_cmdid = WMI_10_2_STA_MIMO_PS_MODE_CMDID,
  422. .pdev_dfs_enable_cmdid = WMI_10_2_PDEV_DFS_ENABLE_CMDID,
  423. .pdev_dfs_disable_cmdid = WMI_10_2_PDEV_DFS_DISABLE_CMDID,
  424. .roam_scan_mode = WMI_10_2_ROAM_SCAN_MODE,
  425. .roam_scan_rssi_threshold = WMI_10_2_ROAM_SCAN_RSSI_THRESHOLD,
  426. .roam_scan_period = WMI_10_2_ROAM_SCAN_PERIOD,
  427. .roam_scan_rssi_change_threshold =
  428. WMI_10_2_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
  429. .roam_ap_profile = WMI_10_2_ROAM_AP_PROFILE,
  430. .ofl_scan_add_ap_profile = WMI_10_2_OFL_SCAN_ADD_AP_PROFILE,
  431. .ofl_scan_remove_ap_profile = WMI_10_2_OFL_SCAN_REMOVE_AP_PROFILE,
  432. .ofl_scan_period = WMI_10_2_OFL_SCAN_PERIOD,
  433. .p2p_dev_set_device_info = WMI_10_2_P2P_DEV_SET_DEVICE_INFO,
  434. .p2p_dev_set_discoverability = WMI_10_2_P2P_DEV_SET_DISCOVERABILITY,
  435. .p2p_go_set_beacon_ie = WMI_10_2_P2P_GO_SET_BEACON_IE,
  436. .p2p_go_set_probe_resp_ie = WMI_10_2_P2P_GO_SET_PROBE_RESP_IE,
  437. .p2p_set_vendor_ie_data_cmdid = WMI_CMD_UNSUPPORTED,
  438. .ap_ps_peer_param_cmdid = WMI_10_2_AP_PS_PEER_PARAM_CMDID,
  439. .ap_ps_peer_uapsd_coex_cmdid = WMI_CMD_UNSUPPORTED,
  440. .peer_rate_retry_sched_cmdid = WMI_10_2_PEER_RATE_RETRY_SCHED_CMDID,
  441. .wlan_profile_trigger_cmdid = WMI_10_2_WLAN_PROFILE_TRIGGER_CMDID,
  442. .wlan_profile_set_hist_intvl_cmdid =
  443. WMI_10_2_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
  444. .wlan_profile_get_profile_data_cmdid =
  445. WMI_10_2_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
  446. .wlan_profile_enable_profile_id_cmdid =
  447. WMI_10_2_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
  448. .wlan_profile_list_profile_id_cmdid =
  449. WMI_10_2_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
  450. .pdev_suspend_cmdid = WMI_10_2_PDEV_SUSPEND_CMDID,
  451. .pdev_resume_cmdid = WMI_10_2_PDEV_RESUME_CMDID,
  452. .add_bcn_filter_cmdid = WMI_10_2_ADD_BCN_FILTER_CMDID,
  453. .rmv_bcn_filter_cmdid = WMI_10_2_RMV_BCN_FILTER_CMDID,
  454. .wow_add_wake_pattern_cmdid = WMI_10_2_WOW_ADD_WAKE_PATTERN_CMDID,
  455. .wow_del_wake_pattern_cmdid = WMI_10_2_WOW_DEL_WAKE_PATTERN_CMDID,
  456. .wow_enable_disable_wake_event_cmdid =
  457. WMI_10_2_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
  458. .wow_enable_cmdid = WMI_10_2_WOW_ENABLE_CMDID,
  459. .wow_hostwakeup_from_sleep_cmdid =
  460. WMI_10_2_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
  461. .rtt_measreq_cmdid = WMI_10_2_RTT_MEASREQ_CMDID,
  462. .rtt_tsf_cmdid = WMI_10_2_RTT_TSF_CMDID,
  463. .vdev_spectral_scan_configure_cmdid =
  464. WMI_10_2_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
  465. .vdev_spectral_scan_enable_cmdid =
  466. WMI_10_2_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
  467. .request_stats_cmdid = WMI_10_2_REQUEST_STATS_CMDID,
  468. .set_arp_ns_offload_cmdid = WMI_CMD_UNSUPPORTED,
  469. .network_list_offload_config_cmdid = WMI_CMD_UNSUPPORTED,
  470. .gtk_offload_cmdid = WMI_CMD_UNSUPPORTED,
  471. .csa_offload_enable_cmdid = WMI_CMD_UNSUPPORTED,
  472. .csa_offload_chanswitch_cmdid = WMI_CMD_UNSUPPORTED,
  473. .chatter_set_mode_cmdid = WMI_CMD_UNSUPPORTED,
  474. .peer_tid_addba_cmdid = WMI_CMD_UNSUPPORTED,
  475. .peer_tid_delba_cmdid = WMI_CMD_UNSUPPORTED,
  476. .sta_dtim_ps_method_cmdid = WMI_CMD_UNSUPPORTED,
  477. .sta_uapsd_auto_trig_cmdid = WMI_CMD_UNSUPPORTED,
  478. .sta_keepalive_cmd = WMI_CMD_UNSUPPORTED,
  479. .echo_cmdid = WMI_10_2_ECHO_CMDID,
  480. .pdev_utf_cmdid = WMI_10_2_PDEV_UTF_CMDID,
  481. .dbglog_cfg_cmdid = WMI_10_2_DBGLOG_CFG_CMDID,
  482. .pdev_qvit_cmdid = WMI_10_2_PDEV_QVIT_CMDID,
  483. .pdev_ftm_intg_cmdid = WMI_CMD_UNSUPPORTED,
  484. .vdev_set_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  485. .vdev_get_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  486. .force_fw_hang_cmdid = WMI_CMD_UNSUPPORTED,
  487. .gpio_config_cmdid = WMI_10_2_GPIO_CONFIG_CMDID,
  488. .gpio_output_cmdid = WMI_10_2_GPIO_OUTPUT_CMDID,
  489. .pdev_get_temperature_cmdid = WMI_10_2_PDEV_GET_TEMPERATURE_CMDID,
  490. .pdev_enable_adaptive_cca_cmdid = WMI_10_2_SET_CCA_PARAMS,
  491. .scan_update_request_cmdid = WMI_CMD_UNSUPPORTED,
  492. .vdev_standby_response_cmdid = WMI_CMD_UNSUPPORTED,
  493. .vdev_resume_response_cmdid = WMI_CMD_UNSUPPORTED,
  494. .wlan_peer_caching_add_peer_cmdid = WMI_CMD_UNSUPPORTED,
  495. .wlan_peer_caching_evict_peer_cmdid = WMI_CMD_UNSUPPORTED,
  496. .wlan_peer_caching_restore_peer_cmdid = WMI_CMD_UNSUPPORTED,
  497. .wlan_peer_caching_print_all_peers_info_cmdid = WMI_CMD_UNSUPPORTED,
  498. .peer_update_wds_entry_cmdid = WMI_CMD_UNSUPPORTED,
  499. .peer_add_proxy_sta_entry_cmdid = WMI_CMD_UNSUPPORTED,
  500. .rtt_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  501. .oem_req_cmdid = WMI_CMD_UNSUPPORTED,
  502. .nan_cmdid = WMI_CMD_UNSUPPORTED,
  503. .vdev_ratemask_cmdid = WMI_CMD_UNSUPPORTED,
  504. .qboost_cfg_cmdid = WMI_CMD_UNSUPPORTED,
  505. .pdev_smart_ant_enable_cmdid = WMI_CMD_UNSUPPORTED,
  506. .pdev_smart_ant_set_rx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  507. .peer_smart_ant_set_tx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  508. .peer_smart_ant_set_train_info_cmdid = WMI_CMD_UNSUPPORTED,
  509. .peer_smart_ant_set_node_config_ops_cmdid = WMI_CMD_UNSUPPORTED,
  510. .pdev_set_antenna_switch_table_cmdid = WMI_CMD_UNSUPPORTED,
  511. .pdev_set_ctl_table_cmdid = WMI_CMD_UNSUPPORTED,
  512. .pdev_set_mimogain_table_cmdid = WMI_CMD_UNSUPPORTED,
  513. .pdev_ratepwr_table_cmdid = WMI_CMD_UNSUPPORTED,
  514. .pdev_ratepwr_chainmsk_table_cmdid = WMI_CMD_UNSUPPORTED,
  515. .pdev_fips_cmdid = WMI_CMD_UNSUPPORTED,
  516. .tt_set_conf_cmdid = WMI_CMD_UNSUPPORTED,
  517. .fwtest_cmdid = WMI_CMD_UNSUPPORTED,
  518. .vdev_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  519. .peer_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  520. .pdev_get_ani_cck_config_cmdid = WMI_CMD_UNSUPPORTED,
  521. .pdev_get_ani_ofdm_config_cmdid = WMI_CMD_UNSUPPORTED,
  522. .pdev_reserve_ast_entry_cmdid = WMI_CMD_UNSUPPORTED,
  523. .pdev_get_nfcal_power_cmdid = WMI_CMD_UNSUPPORTED,
  524. .pdev_get_tpc_cmdid = WMI_CMD_UNSUPPORTED,
  525. .pdev_get_ast_info_cmdid = WMI_CMD_UNSUPPORTED,
  526. .vdev_set_dscp_tid_map_cmdid = WMI_CMD_UNSUPPORTED,
  527. .pdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
  528. .vdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
  529. .vdev_filter_neighbor_rx_packets_cmdid = WMI_CMD_UNSUPPORTED,
  530. .mu_cal_start_cmdid = WMI_CMD_UNSUPPORTED,
  531. .set_cca_params_cmdid = WMI_CMD_UNSUPPORTED,
  532. .pdev_bss_chan_info_request_cmdid =
  533. WMI_10_2_PDEV_BSS_CHAN_INFO_REQUEST_CMDID,
  534. .pdev_get_tpc_table_cmdid = WMI_CMD_UNSUPPORTED,
  535. .radar_found_cmdid = WMI_CMD_UNSUPPORTED,
  536. };
  537. /* 10.4 WMI cmd track */
  538. static struct wmi_cmd_map wmi_10_4_cmd_map = {
  539. .init_cmdid = WMI_10_4_INIT_CMDID,
  540. .start_scan_cmdid = WMI_10_4_START_SCAN_CMDID,
  541. .stop_scan_cmdid = WMI_10_4_STOP_SCAN_CMDID,
  542. .scan_chan_list_cmdid = WMI_10_4_SCAN_CHAN_LIST_CMDID,
  543. .scan_sch_prio_tbl_cmdid = WMI_10_4_SCAN_SCH_PRIO_TBL_CMDID,
  544. .scan_prob_req_oui_cmdid = WMI_CMD_UNSUPPORTED,
  545. .pdev_set_regdomain_cmdid = WMI_10_4_PDEV_SET_REGDOMAIN_CMDID,
  546. .pdev_set_channel_cmdid = WMI_10_4_PDEV_SET_CHANNEL_CMDID,
  547. .pdev_set_param_cmdid = WMI_10_4_PDEV_SET_PARAM_CMDID,
  548. .pdev_pktlog_enable_cmdid = WMI_10_4_PDEV_PKTLOG_ENABLE_CMDID,
  549. .pdev_pktlog_disable_cmdid = WMI_10_4_PDEV_PKTLOG_DISABLE_CMDID,
  550. .pdev_set_wmm_params_cmdid = WMI_10_4_PDEV_SET_WMM_PARAMS_CMDID,
  551. .pdev_set_ht_cap_ie_cmdid = WMI_10_4_PDEV_SET_HT_CAP_IE_CMDID,
  552. .pdev_set_vht_cap_ie_cmdid = WMI_10_4_PDEV_SET_VHT_CAP_IE_CMDID,
  553. .pdev_set_dscp_tid_map_cmdid = WMI_10_4_PDEV_SET_DSCP_TID_MAP_CMDID,
  554. .pdev_set_quiet_mode_cmdid = WMI_10_4_PDEV_SET_QUIET_MODE_CMDID,
  555. .pdev_green_ap_ps_enable_cmdid = WMI_10_4_PDEV_GREEN_AP_PS_ENABLE_CMDID,
  556. .pdev_get_tpc_config_cmdid = WMI_10_4_PDEV_GET_TPC_CONFIG_CMDID,
  557. .pdev_set_base_macaddr_cmdid = WMI_10_4_PDEV_SET_BASE_MACADDR_CMDID,
  558. .vdev_create_cmdid = WMI_10_4_VDEV_CREATE_CMDID,
  559. .vdev_delete_cmdid = WMI_10_4_VDEV_DELETE_CMDID,
  560. .vdev_start_request_cmdid = WMI_10_4_VDEV_START_REQUEST_CMDID,
  561. .vdev_restart_request_cmdid = WMI_10_4_VDEV_RESTART_REQUEST_CMDID,
  562. .vdev_up_cmdid = WMI_10_4_VDEV_UP_CMDID,
  563. .vdev_stop_cmdid = WMI_10_4_VDEV_STOP_CMDID,
  564. .vdev_down_cmdid = WMI_10_4_VDEV_DOWN_CMDID,
  565. .vdev_set_param_cmdid = WMI_10_4_VDEV_SET_PARAM_CMDID,
  566. .vdev_install_key_cmdid = WMI_10_4_VDEV_INSTALL_KEY_CMDID,
  567. .peer_create_cmdid = WMI_10_4_PEER_CREATE_CMDID,
  568. .peer_delete_cmdid = WMI_10_4_PEER_DELETE_CMDID,
  569. .peer_flush_tids_cmdid = WMI_10_4_PEER_FLUSH_TIDS_CMDID,
  570. .peer_set_param_cmdid = WMI_10_4_PEER_SET_PARAM_CMDID,
  571. .peer_assoc_cmdid = WMI_10_4_PEER_ASSOC_CMDID,
  572. .peer_add_wds_entry_cmdid = WMI_10_4_PEER_ADD_WDS_ENTRY_CMDID,
  573. .peer_remove_wds_entry_cmdid = WMI_10_4_PEER_REMOVE_WDS_ENTRY_CMDID,
  574. .peer_mcast_group_cmdid = WMI_10_4_PEER_MCAST_GROUP_CMDID,
  575. .bcn_tx_cmdid = WMI_10_4_BCN_TX_CMDID,
  576. .pdev_send_bcn_cmdid = WMI_10_4_PDEV_SEND_BCN_CMDID,
  577. .bcn_tmpl_cmdid = WMI_10_4_BCN_PRB_TMPL_CMDID,
  578. .bcn_filter_rx_cmdid = WMI_10_4_BCN_FILTER_RX_CMDID,
  579. .prb_req_filter_rx_cmdid = WMI_10_4_PRB_REQ_FILTER_RX_CMDID,
  580. .mgmt_tx_cmdid = WMI_10_4_MGMT_TX_CMDID,
  581. .prb_tmpl_cmdid = WMI_10_4_PRB_TMPL_CMDID,
  582. .addba_clear_resp_cmdid = WMI_10_4_ADDBA_CLEAR_RESP_CMDID,
  583. .addba_send_cmdid = WMI_10_4_ADDBA_SEND_CMDID,
  584. .addba_status_cmdid = WMI_10_4_ADDBA_STATUS_CMDID,
  585. .delba_send_cmdid = WMI_10_4_DELBA_SEND_CMDID,
  586. .addba_set_resp_cmdid = WMI_10_4_ADDBA_SET_RESP_CMDID,
  587. .send_singleamsdu_cmdid = WMI_10_4_SEND_SINGLEAMSDU_CMDID,
  588. .sta_powersave_mode_cmdid = WMI_10_4_STA_POWERSAVE_MODE_CMDID,
  589. .sta_powersave_param_cmdid = WMI_10_4_STA_POWERSAVE_PARAM_CMDID,
  590. .sta_mimo_ps_mode_cmdid = WMI_10_4_STA_MIMO_PS_MODE_CMDID,
  591. .pdev_dfs_enable_cmdid = WMI_10_4_PDEV_DFS_ENABLE_CMDID,
  592. .pdev_dfs_disable_cmdid = WMI_10_4_PDEV_DFS_DISABLE_CMDID,
  593. .roam_scan_mode = WMI_10_4_ROAM_SCAN_MODE,
  594. .roam_scan_rssi_threshold = WMI_10_4_ROAM_SCAN_RSSI_THRESHOLD,
  595. .roam_scan_period = WMI_10_4_ROAM_SCAN_PERIOD,
  596. .roam_scan_rssi_change_threshold =
  597. WMI_10_4_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
  598. .roam_ap_profile = WMI_10_4_ROAM_AP_PROFILE,
  599. .ofl_scan_add_ap_profile = WMI_10_4_OFL_SCAN_ADD_AP_PROFILE,
  600. .ofl_scan_remove_ap_profile = WMI_10_4_OFL_SCAN_REMOVE_AP_PROFILE,
  601. .ofl_scan_period = WMI_10_4_OFL_SCAN_PERIOD,
  602. .p2p_dev_set_device_info = WMI_10_4_P2P_DEV_SET_DEVICE_INFO,
  603. .p2p_dev_set_discoverability = WMI_10_4_P2P_DEV_SET_DISCOVERABILITY,
  604. .p2p_go_set_beacon_ie = WMI_10_4_P2P_GO_SET_BEACON_IE,
  605. .p2p_go_set_probe_resp_ie = WMI_10_4_P2P_GO_SET_PROBE_RESP_IE,
  606. .p2p_set_vendor_ie_data_cmdid = WMI_10_4_P2P_SET_VENDOR_IE_DATA_CMDID,
  607. .ap_ps_peer_param_cmdid = WMI_10_4_AP_PS_PEER_PARAM_CMDID,
  608. .ap_ps_peer_uapsd_coex_cmdid = WMI_10_4_AP_PS_PEER_UAPSD_COEX_CMDID,
  609. .peer_rate_retry_sched_cmdid = WMI_10_4_PEER_RATE_RETRY_SCHED_CMDID,
  610. .wlan_profile_trigger_cmdid = WMI_10_4_WLAN_PROFILE_TRIGGER_CMDID,
  611. .wlan_profile_set_hist_intvl_cmdid =
  612. WMI_10_4_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
  613. .wlan_profile_get_profile_data_cmdid =
  614. WMI_10_4_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
  615. .wlan_profile_enable_profile_id_cmdid =
  616. WMI_10_4_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
  617. .wlan_profile_list_profile_id_cmdid =
  618. WMI_10_4_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
  619. .pdev_suspend_cmdid = WMI_10_4_PDEV_SUSPEND_CMDID,
  620. .pdev_resume_cmdid = WMI_10_4_PDEV_RESUME_CMDID,
  621. .add_bcn_filter_cmdid = WMI_10_4_ADD_BCN_FILTER_CMDID,
  622. .rmv_bcn_filter_cmdid = WMI_10_4_RMV_BCN_FILTER_CMDID,
  623. .wow_add_wake_pattern_cmdid = WMI_10_4_WOW_ADD_WAKE_PATTERN_CMDID,
  624. .wow_del_wake_pattern_cmdid = WMI_10_4_WOW_DEL_WAKE_PATTERN_CMDID,
  625. .wow_enable_disable_wake_event_cmdid =
  626. WMI_10_4_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
  627. .wow_enable_cmdid = WMI_10_4_WOW_ENABLE_CMDID,
  628. .wow_hostwakeup_from_sleep_cmdid =
  629. WMI_10_4_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
  630. .rtt_measreq_cmdid = WMI_10_4_RTT_MEASREQ_CMDID,
  631. .rtt_tsf_cmdid = WMI_10_4_RTT_TSF_CMDID,
  632. .vdev_spectral_scan_configure_cmdid =
  633. WMI_10_4_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
  634. .vdev_spectral_scan_enable_cmdid =
  635. WMI_10_4_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
  636. .request_stats_cmdid = WMI_10_4_REQUEST_STATS_CMDID,
  637. .set_arp_ns_offload_cmdid = WMI_CMD_UNSUPPORTED,
  638. .network_list_offload_config_cmdid = WMI_CMD_UNSUPPORTED,
  639. .gtk_offload_cmdid = WMI_10_4_GTK_OFFLOAD_CMDID,
  640. .csa_offload_enable_cmdid = WMI_10_4_CSA_OFFLOAD_ENABLE_CMDID,
  641. .csa_offload_chanswitch_cmdid = WMI_10_4_CSA_OFFLOAD_CHANSWITCH_CMDID,
  642. .chatter_set_mode_cmdid = WMI_CMD_UNSUPPORTED,
  643. .peer_tid_addba_cmdid = WMI_CMD_UNSUPPORTED,
  644. .peer_tid_delba_cmdid = WMI_CMD_UNSUPPORTED,
  645. .sta_dtim_ps_method_cmdid = WMI_CMD_UNSUPPORTED,
  646. .sta_uapsd_auto_trig_cmdid = WMI_CMD_UNSUPPORTED,
  647. .sta_keepalive_cmd = WMI_CMD_UNSUPPORTED,
  648. .echo_cmdid = WMI_10_4_ECHO_CMDID,
  649. .pdev_utf_cmdid = WMI_10_4_PDEV_UTF_CMDID,
  650. .dbglog_cfg_cmdid = WMI_10_4_DBGLOG_CFG_CMDID,
  651. .pdev_qvit_cmdid = WMI_10_4_PDEV_QVIT_CMDID,
  652. .pdev_ftm_intg_cmdid = WMI_CMD_UNSUPPORTED,
  653. .vdev_set_keepalive_cmdid = WMI_10_4_VDEV_SET_KEEPALIVE_CMDID,
  654. .vdev_get_keepalive_cmdid = WMI_10_4_VDEV_GET_KEEPALIVE_CMDID,
  655. .force_fw_hang_cmdid = WMI_10_4_FORCE_FW_HANG_CMDID,
  656. .gpio_config_cmdid = WMI_10_4_GPIO_CONFIG_CMDID,
  657. .gpio_output_cmdid = WMI_10_4_GPIO_OUTPUT_CMDID,
  658. .pdev_get_temperature_cmdid = WMI_10_4_PDEV_GET_TEMPERATURE_CMDID,
  659. .vdev_set_wmm_params_cmdid = WMI_CMD_UNSUPPORTED,
  660. .adaptive_qcs_cmdid = WMI_CMD_UNSUPPORTED,
  661. .scan_update_request_cmdid = WMI_10_4_SCAN_UPDATE_REQUEST_CMDID,
  662. .vdev_standby_response_cmdid = WMI_10_4_VDEV_STANDBY_RESPONSE_CMDID,
  663. .vdev_resume_response_cmdid = WMI_10_4_VDEV_RESUME_RESPONSE_CMDID,
  664. .wlan_peer_caching_add_peer_cmdid =
  665. WMI_10_4_WLAN_PEER_CACHING_ADD_PEER_CMDID,
  666. .wlan_peer_caching_evict_peer_cmdid =
  667. WMI_10_4_WLAN_PEER_CACHING_EVICT_PEER_CMDID,
  668. .wlan_peer_caching_restore_peer_cmdid =
  669. WMI_10_4_WLAN_PEER_CACHING_RESTORE_PEER_CMDID,
  670. .wlan_peer_caching_print_all_peers_info_cmdid =
  671. WMI_10_4_WLAN_PEER_CACHING_PRINT_ALL_PEERS_INFO_CMDID,
  672. .peer_update_wds_entry_cmdid = WMI_10_4_PEER_UPDATE_WDS_ENTRY_CMDID,
  673. .peer_add_proxy_sta_entry_cmdid =
  674. WMI_10_4_PEER_ADD_PROXY_STA_ENTRY_CMDID,
  675. .rtt_keepalive_cmdid = WMI_10_4_RTT_KEEPALIVE_CMDID,
  676. .oem_req_cmdid = WMI_10_4_OEM_REQ_CMDID,
  677. .nan_cmdid = WMI_10_4_NAN_CMDID,
  678. .vdev_ratemask_cmdid = WMI_10_4_VDEV_RATEMASK_CMDID,
  679. .qboost_cfg_cmdid = WMI_10_4_QBOOST_CFG_CMDID,
  680. .pdev_smart_ant_enable_cmdid = WMI_10_4_PDEV_SMART_ANT_ENABLE_CMDID,
  681. .pdev_smart_ant_set_rx_antenna_cmdid =
  682. WMI_10_4_PDEV_SMART_ANT_SET_RX_ANTENNA_CMDID,
  683. .peer_smart_ant_set_tx_antenna_cmdid =
  684. WMI_10_4_PEER_SMART_ANT_SET_TX_ANTENNA_CMDID,
  685. .peer_smart_ant_set_train_info_cmdid =
  686. WMI_10_4_PEER_SMART_ANT_SET_TRAIN_INFO_CMDID,
  687. .peer_smart_ant_set_node_config_ops_cmdid =
  688. WMI_10_4_PEER_SMART_ANT_SET_NODE_CONFIG_OPS_CMDID,
  689. .pdev_set_antenna_switch_table_cmdid =
  690. WMI_10_4_PDEV_SET_ANTENNA_SWITCH_TABLE_CMDID,
  691. .pdev_set_ctl_table_cmdid = WMI_10_4_PDEV_SET_CTL_TABLE_CMDID,
  692. .pdev_set_mimogain_table_cmdid = WMI_10_4_PDEV_SET_MIMOGAIN_TABLE_CMDID,
  693. .pdev_ratepwr_table_cmdid = WMI_10_4_PDEV_RATEPWR_TABLE_CMDID,
  694. .pdev_ratepwr_chainmsk_table_cmdid =
  695. WMI_10_4_PDEV_RATEPWR_CHAINMSK_TABLE_CMDID,
  696. .pdev_fips_cmdid = WMI_10_4_PDEV_FIPS_CMDID,
  697. .tt_set_conf_cmdid = WMI_10_4_TT_SET_CONF_CMDID,
  698. .fwtest_cmdid = WMI_10_4_FWTEST_CMDID,
  699. .vdev_atf_request_cmdid = WMI_10_4_VDEV_ATF_REQUEST_CMDID,
  700. .peer_atf_request_cmdid = WMI_10_4_PEER_ATF_REQUEST_CMDID,
  701. .pdev_get_ani_cck_config_cmdid = WMI_10_4_PDEV_GET_ANI_CCK_CONFIG_CMDID,
  702. .pdev_get_ani_ofdm_config_cmdid =
  703. WMI_10_4_PDEV_GET_ANI_OFDM_CONFIG_CMDID,
  704. .pdev_reserve_ast_entry_cmdid = WMI_10_4_PDEV_RESERVE_AST_ENTRY_CMDID,
  705. .pdev_get_nfcal_power_cmdid = WMI_10_4_PDEV_GET_NFCAL_POWER_CMDID,
  706. .pdev_get_tpc_cmdid = WMI_10_4_PDEV_GET_TPC_CMDID,
  707. .pdev_get_ast_info_cmdid = WMI_10_4_PDEV_GET_AST_INFO_CMDID,
  708. .vdev_set_dscp_tid_map_cmdid = WMI_10_4_VDEV_SET_DSCP_TID_MAP_CMDID,
  709. .pdev_get_info_cmdid = WMI_10_4_PDEV_GET_INFO_CMDID,
  710. .vdev_get_info_cmdid = WMI_10_4_VDEV_GET_INFO_CMDID,
  711. .vdev_filter_neighbor_rx_packets_cmdid =
  712. WMI_10_4_VDEV_FILTER_NEIGHBOR_RX_PACKETS_CMDID,
  713. .mu_cal_start_cmdid = WMI_10_4_MU_CAL_START_CMDID,
  714. .set_cca_params_cmdid = WMI_10_4_SET_CCA_PARAMS_CMDID,
  715. .pdev_bss_chan_info_request_cmdid =
  716. WMI_10_4_PDEV_BSS_CHAN_INFO_REQUEST_CMDID,
  717. .ext_resource_cfg_cmdid = WMI_10_4_EXT_RESOURCE_CFG_CMDID,
  718. .vdev_set_ie_cmdid = WMI_10_4_VDEV_SET_IE_CMDID,
  719. .set_lteu_config_cmdid = WMI_10_4_SET_LTEU_CONFIG_CMDID,
  720. .atf_ssid_grouping_request_cmdid =
  721. WMI_10_4_ATF_SSID_GROUPING_REQUEST_CMDID,
  722. .peer_atf_ext_request_cmdid = WMI_10_4_PEER_ATF_EXT_REQUEST_CMDID,
  723. .set_periodic_channel_stats_cfg_cmdid =
  724. WMI_10_4_SET_PERIODIC_CHANNEL_STATS_CONFIG,
  725. .peer_bwf_request_cmdid = WMI_10_4_PEER_BWF_REQUEST_CMDID,
  726. .btcoex_cfg_cmdid = WMI_10_4_BTCOEX_CFG_CMDID,
  727. .peer_tx_mu_txmit_count_cmdid = WMI_10_4_PEER_TX_MU_TXMIT_COUNT_CMDID,
  728. .peer_tx_mu_txmit_rstcnt_cmdid = WMI_10_4_PEER_TX_MU_TXMIT_RSTCNT_CMDID,
  729. .peer_gid_userpos_list_cmdid = WMI_10_4_PEER_GID_USERPOS_LIST_CMDID,
  730. .pdev_check_cal_version_cmdid = WMI_10_4_PDEV_CHECK_CAL_VERSION_CMDID,
  731. .coex_version_cfg_cmid = WMI_10_4_COEX_VERSION_CFG_CMID,
  732. .pdev_get_rx_filter_cmdid = WMI_10_4_PDEV_GET_RX_FILTER_CMDID,
  733. .pdev_extended_nss_cfg_cmdid = WMI_10_4_PDEV_EXTENDED_NSS_CFG_CMDID,
  734. .vdev_set_scan_nac_rssi_cmdid = WMI_10_4_VDEV_SET_SCAN_NAC_RSSI_CMDID,
  735. .prog_gpio_band_select_cmdid = WMI_10_4_PROG_GPIO_BAND_SELECT_CMDID,
  736. .config_smart_logging_cmdid = WMI_10_4_CONFIG_SMART_LOGGING_CMDID,
  737. .debug_fatal_condition_cmdid = WMI_10_4_DEBUG_FATAL_CONDITION_CMDID,
  738. .get_tsf_timer_cmdid = WMI_10_4_GET_TSF_TIMER_CMDID,
  739. .pdev_get_tpc_table_cmdid = WMI_10_4_PDEV_GET_TPC_TABLE_CMDID,
  740. .vdev_sifs_trigger_time_cmdid = WMI_10_4_VDEV_SIFS_TRIGGER_TIME_CMDID,
  741. .pdev_wds_entry_list_cmdid = WMI_10_4_PDEV_WDS_ENTRY_LIST_CMDID,
  742. .tdls_set_state_cmdid = WMI_10_4_TDLS_SET_STATE_CMDID,
  743. .tdls_peer_update_cmdid = WMI_10_4_TDLS_PEER_UPDATE_CMDID,
  744. .tdls_set_offchan_mode_cmdid = WMI_10_4_TDLS_SET_OFFCHAN_MODE_CMDID,
  745. .radar_found_cmdid = WMI_10_4_RADAR_FOUND_CMDID,
  746. };
  747. /* MAIN WMI VDEV param map */
  748. static struct wmi_vdev_param_map wmi_vdev_param_map = {
  749. .rts_threshold = WMI_VDEV_PARAM_RTS_THRESHOLD,
  750. .fragmentation_threshold = WMI_VDEV_PARAM_FRAGMENTATION_THRESHOLD,
  751. .beacon_interval = WMI_VDEV_PARAM_BEACON_INTERVAL,
  752. .listen_interval = WMI_VDEV_PARAM_LISTEN_INTERVAL,
  753. .multicast_rate = WMI_VDEV_PARAM_MULTICAST_RATE,
  754. .mgmt_tx_rate = WMI_VDEV_PARAM_MGMT_TX_RATE,
  755. .slot_time = WMI_VDEV_PARAM_SLOT_TIME,
  756. .preamble = WMI_VDEV_PARAM_PREAMBLE,
  757. .swba_time = WMI_VDEV_PARAM_SWBA_TIME,
  758. .wmi_vdev_stats_update_period = WMI_VDEV_STATS_UPDATE_PERIOD,
  759. .wmi_vdev_pwrsave_ageout_time = WMI_VDEV_PWRSAVE_AGEOUT_TIME,
  760. .wmi_vdev_host_swba_interval = WMI_VDEV_HOST_SWBA_INTERVAL,
  761. .dtim_period = WMI_VDEV_PARAM_DTIM_PERIOD,
  762. .wmi_vdev_oc_scheduler_air_time_limit =
  763. WMI_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,
  764. .wds = WMI_VDEV_PARAM_WDS,
  765. .atim_window = WMI_VDEV_PARAM_ATIM_WINDOW,
  766. .bmiss_count_max = WMI_VDEV_PARAM_BMISS_COUNT_MAX,
  767. .bmiss_first_bcnt = WMI_VDEV_PARAM_BMISS_FIRST_BCNT,
  768. .bmiss_final_bcnt = WMI_VDEV_PARAM_BMISS_FINAL_BCNT,
  769. .feature_wmm = WMI_VDEV_PARAM_FEATURE_WMM,
  770. .chwidth = WMI_VDEV_PARAM_CHWIDTH,
  771. .chextoffset = WMI_VDEV_PARAM_CHEXTOFFSET,
  772. .disable_htprotection = WMI_VDEV_PARAM_DISABLE_HTPROTECTION,
  773. .sta_quickkickout = WMI_VDEV_PARAM_STA_QUICKKICKOUT,
  774. .mgmt_rate = WMI_VDEV_PARAM_MGMT_RATE,
  775. .protection_mode = WMI_VDEV_PARAM_PROTECTION_MODE,
  776. .fixed_rate = WMI_VDEV_PARAM_FIXED_RATE,
  777. .sgi = WMI_VDEV_PARAM_SGI,
  778. .ldpc = WMI_VDEV_PARAM_LDPC,
  779. .tx_stbc = WMI_VDEV_PARAM_TX_STBC,
  780. .rx_stbc = WMI_VDEV_PARAM_RX_STBC,
  781. .intra_bss_fwd = WMI_VDEV_PARAM_INTRA_BSS_FWD,
  782. .def_keyid = WMI_VDEV_PARAM_DEF_KEYID,
  783. .nss = WMI_VDEV_PARAM_NSS,
  784. .bcast_data_rate = WMI_VDEV_PARAM_BCAST_DATA_RATE,
  785. .mcast_data_rate = WMI_VDEV_PARAM_MCAST_DATA_RATE,
  786. .mcast_indicate = WMI_VDEV_PARAM_MCAST_INDICATE,
  787. .dhcp_indicate = WMI_VDEV_PARAM_DHCP_INDICATE,
  788. .unknown_dest_indicate = WMI_VDEV_PARAM_UNKNOWN_DEST_INDICATE,
  789. .ap_keepalive_min_idle_inactive_time_secs =
  790. WMI_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,
  791. .ap_keepalive_max_idle_inactive_time_secs =
  792. WMI_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,
  793. .ap_keepalive_max_unresponsive_time_secs =
  794. WMI_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,
  795. .ap_enable_nawds = WMI_VDEV_PARAM_AP_ENABLE_NAWDS,
  796. .mcast2ucast_set = WMI_VDEV_PARAM_UNSUPPORTED,
  797. .enable_rtscts = WMI_VDEV_PARAM_ENABLE_RTSCTS,
  798. .txbf = WMI_VDEV_PARAM_TXBF,
  799. .packet_powersave = WMI_VDEV_PARAM_PACKET_POWERSAVE,
  800. .drop_unencry = WMI_VDEV_PARAM_DROP_UNENCRY,
  801. .tx_encap_type = WMI_VDEV_PARAM_TX_ENCAP_TYPE,
  802. .ap_detect_out_of_sync_sleeping_sta_time_secs =
  803. WMI_VDEV_PARAM_UNSUPPORTED,
  804. .rc_num_retries = WMI_VDEV_PARAM_UNSUPPORTED,
  805. .cabq_maxdur = WMI_VDEV_PARAM_UNSUPPORTED,
  806. .mfptest_set = WMI_VDEV_PARAM_UNSUPPORTED,
  807. .rts_fixed_rate = WMI_VDEV_PARAM_UNSUPPORTED,
  808. .vht_sgimask = WMI_VDEV_PARAM_UNSUPPORTED,
  809. .vht80_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
  810. .early_rx_adjust_enable = WMI_VDEV_PARAM_UNSUPPORTED,
  811. .early_rx_tgt_bmiss_num = WMI_VDEV_PARAM_UNSUPPORTED,
  812. .early_rx_bmiss_sample_cycle = WMI_VDEV_PARAM_UNSUPPORTED,
  813. .early_rx_slop_step = WMI_VDEV_PARAM_UNSUPPORTED,
  814. .early_rx_init_slop = WMI_VDEV_PARAM_UNSUPPORTED,
  815. .early_rx_adjust_pause = WMI_VDEV_PARAM_UNSUPPORTED,
  816. .proxy_sta = WMI_VDEV_PARAM_UNSUPPORTED,
  817. .meru_vc = WMI_VDEV_PARAM_UNSUPPORTED,
  818. .rx_decap_type = WMI_VDEV_PARAM_UNSUPPORTED,
  819. .bw_nss_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
  820. };
  821. /* 10.X WMI VDEV param map */
  822. static struct wmi_vdev_param_map wmi_10x_vdev_param_map = {
  823. .rts_threshold = WMI_10X_VDEV_PARAM_RTS_THRESHOLD,
  824. .fragmentation_threshold = WMI_10X_VDEV_PARAM_FRAGMENTATION_THRESHOLD,
  825. .beacon_interval = WMI_10X_VDEV_PARAM_BEACON_INTERVAL,
  826. .listen_interval = WMI_10X_VDEV_PARAM_LISTEN_INTERVAL,
  827. .multicast_rate = WMI_10X_VDEV_PARAM_MULTICAST_RATE,
  828. .mgmt_tx_rate = WMI_10X_VDEV_PARAM_MGMT_TX_RATE,
  829. .slot_time = WMI_10X_VDEV_PARAM_SLOT_TIME,
  830. .preamble = WMI_10X_VDEV_PARAM_PREAMBLE,
  831. .swba_time = WMI_10X_VDEV_PARAM_SWBA_TIME,
  832. .wmi_vdev_stats_update_period = WMI_10X_VDEV_STATS_UPDATE_PERIOD,
  833. .wmi_vdev_pwrsave_ageout_time = WMI_10X_VDEV_PWRSAVE_AGEOUT_TIME,
  834. .wmi_vdev_host_swba_interval = WMI_10X_VDEV_HOST_SWBA_INTERVAL,
  835. .dtim_period = WMI_10X_VDEV_PARAM_DTIM_PERIOD,
  836. .wmi_vdev_oc_scheduler_air_time_limit =
  837. WMI_10X_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,
  838. .wds = WMI_10X_VDEV_PARAM_WDS,
  839. .atim_window = WMI_10X_VDEV_PARAM_ATIM_WINDOW,
  840. .bmiss_count_max = WMI_10X_VDEV_PARAM_BMISS_COUNT_MAX,
  841. .bmiss_first_bcnt = WMI_VDEV_PARAM_UNSUPPORTED,
  842. .bmiss_final_bcnt = WMI_VDEV_PARAM_UNSUPPORTED,
  843. .feature_wmm = WMI_10X_VDEV_PARAM_FEATURE_WMM,
  844. .chwidth = WMI_10X_VDEV_PARAM_CHWIDTH,
  845. .chextoffset = WMI_10X_VDEV_PARAM_CHEXTOFFSET,
  846. .disable_htprotection = WMI_10X_VDEV_PARAM_DISABLE_HTPROTECTION,
  847. .sta_quickkickout = WMI_10X_VDEV_PARAM_STA_QUICKKICKOUT,
  848. .mgmt_rate = WMI_10X_VDEV_PARAM_MGMT_RATE,
  849. .protection_mode = WMI_10X_VDEV_PARAM_PROTECTION_MODE,
  850. .fixed_rate = WMI_10X_VDEV_PARAM_FIXED_RATE,
  851. .sgi = WMI_10X_VDEV_PARAM_SGI,
  852. .ldpc = WMI_10X_VDEV_PARAM_LDPC,
  853. .tx_stbc = WMI_10X_VDEV_PARAM_TX_STBC,
  854. .rx_stbc = WMI_10X_VDEV_PARAM_RX_STBC,
  855. .intra_bss_fwd = WMI_10X_VDEV_PARAM_INTRA_BSS_FWD,
  856. .def_keyid = WMI_10X_VDEV_PARAM_DEF_KEYID,
  857. .nss = WMI_10X_VDEV_PARAM_NSS,
  858. .bcast_data_rate = WMI_10X_VDEV_PARAM_BCAST_DATA_RATE,
  859. .mcast_data_rate = WMI_10X_VDEV_PARAM_MCAST_DATA_RATE,
  860. .mcast_indicate = WMI_10X_VDEV_PARAM_MCAST_INDICATE,
  861. .dhcp_indicate = WMI_10X_VDEV_PARAM_DHCP_INDICATE,
  862. .unknown_dest_indicate = WMI_10X_VDEV_PARAM_UNKNOWN_DEST_INDICATE,
  863. .ap_keepalive_min_idle_inactive_time_secs =
  864. WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,
  865. .ap_keepalive_max_idle_inactive_time_secs =
  866. WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,
  867. .ap_keepalive_max_unresponsive_time_secs =
  868. WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,
  869. .ap_enable_nawds = WMI_10X_VDEV_PARAM_AP_ENABLE_NAWDS,
  870. .mcast2ucast_set = WMI_10X_VDEV_PARAM_MCAST2UCAST_SET,
  871. .enable_rtscts = WMI_10X_VDEV_PARAM_ENABLE_RTSCTS,
  872. .txbf = WMI_VDEV_PARAM_UNSUPPORTED,
  873. .packet_powersave = WMI_VDEV_PARAM_UNSUPPORTED,
  874. .drop_unencry = WMI_VDEV_PARAM_UNSUPPORTED,
  875. .tx_encap_type = WMI_VDEV_PARAM_UNSUPPORTED,
  876. .ap_detect_out_of_sync_sleeping_sta_time_secs =
  877. WMI_10X_VDEV_PARAM_AP_DETECT_OUT_OF_SYNC_SLEEPING_STA_TIME_SECS,
  878. .rc_num_retries = WMI_VDEV_PARAM_UNSUPPORTED,
  879. .cabq_maxdur = WMI_VDEV_PARAM_UNSUPPORTED,
  880. .mfptest_set = WMI_VDEV_PARAM_UNSUPPORTED,
  881. .rts_fixed_rate = WMI_VDEV_PARAM_UNSUPPORTED,
  882. .vht_sgimask = WMI_VDEV_PARAM_UNSUPPORTED,
  883. .vht80_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
  884. .early_rx_adjust_enable = WMI_VDEV_PARAM_UNSUPPORTED,
  885. .early_rx_tgt_bmiss_num = WMI_VDEV_PARAM_UNSUPPORTED,
  886. .early_rx_bmiss_sample_cycle = WMI_VDEV_PARAM_UNSUPPORTED,
  887. .early_rx_slop_step = WMI_VDEV_PARAM_UNSUPPORTED,
  888. .early_rx_init_slop = WMI_VDEV_PARAM_UNSUPPORTED,
  889. .early_rx_adjust_pause = WMI_VDEV_PARAM_UNSUPPORTED,
  890. .proxy_sta = WMI_VDEV_PARAM_UNSUPPORTED,
  891. .meru_vc = WMI_VDEV_PARAM_UNSUPPORTED,
  892. .rx_decap_type = WMI_VDEV_PARAM_UNSUPPORTED,
  893. .bw_nss_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
  894. };
  895. static struct wmi_vdev_param_map wmi_10_2_4_vdev_param_map = {
  896. .rts_threshold = WMI_10X_VDEV_PARAM_RTS_THRESHOLD,
  897. .fragmentation_threshold = WMI_10X_VDEV_PARAM_FRAGMENTATION_THRESHOLD,
  898. .beacon_interval = WMI_10X_VDEV_PARAM_BEACON_INTERVAL,
  899. .listen_interval = WMI_10X_VDEV_PARAM_LISTEN_INTERVAL,
  900. .multicast_rate = WMI_10X_VDEV_PARAM_MULTICAST_RATE,
  901. .mgmt_tx_rate = WMI_10X_VDEV_PARAM_MGMT_TX_RATE,
  902. .slot_time = WMI_10X_VDEV_PARAM_SLOT_TIME,
  903. .preamble = WMI_10X_VDEV_PARAM_PREAMBLE,
  904. .swba_time = WMI_10X_VDEV_PARAM_SWBA_TIME,
  905. .wmi_vdev_stats_update_period = WMI_10X_VDEV_STATS_UPDATE_PERIOD,
  906. .wmi_vdev_pwrsave_ageout_time = WMI_10X_VDEV_PWRSAVE_AGEOUT_TIME,
  907. .wmi_vdev_host_swba_interval = WMI_10X_VDEV_HOST_SWBA_INTERVAL,
  908. .dtim_period = WMI_10X_VDEV_PARAM_DTIM_PERIOD,
  909. .wmi_vdev_oc_scheduler_air_time_limit =
  910. WMI_10X_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,
  911. .wds = WMI_10X_VDEV_PARAM_WDS,
  912. .atim_window = WMI_10X_VDEV_PARAM_ATIM_WINDOW,
  913. .bmiss_count_max = WMI_10X_VDEV_PARAM_BMISS_COUNT_MAX,
  914. .bmiss_first_bcnt = WMI_VDEV_PARAM_UNSUPPORTED,
  915. .bmiss_final_bcnt = WMI_VDEV_PARAM_UNSUPPORTED,
  916. .feature_wmm = WMI_10X_VDEV_PARAM_FEATURE_WMM,
  917. .chwidth = WMI_10X_VDEV_PARAM_CHWIDTH,
  918. .chextoffset = WMI_10X_VDEV_PARAM_CHEXTOFFSET,
  919. .disable_htprotection = WMI_10X_VDEV_PARAM_DISABLE_HTPROTECTION,
  920. .sta_quickkickout = WMI_10X_VDEV_PARAM_STA_QUICKKICKOUT,
  921. .mgmt_rate = WMI_10X_VDEV_PARAM_MGMT_RATE,
  922. .protection_mode = WMI_10X_VDEV_PARAM_PROTECTION_MODE,
  923. .fixed_rate = WMI_10X_VDEV_PARAM_FIXED_RATE,
  924. .sgi = WMI_10X_VDEV_PARAM_SGI,
  925. .ldpc = WMI_10X_VDEV_PARAM_LDPC,
  926. .tx_stbc = WMI_10X_VDEV_PARAM_TX_STBC,
  927. .rx_stbc = WMI_10X_VDEV_PARAM_RX_STBC,
  928. .intra_bss_fwd = WMI_10X_VDEV_PARAM_INTRA_BSS_FWD,
  929. .def_keyid = WMI_10X_VDEV_PARAM_DEF_KEYID,
  930. .nss = WMI_10X_VDEV_PARAM_NSS,
  931. .bcast_data_rate = WMI_10X_VDEV_PARAM_BCAST_DATA_RATE,
  932. .mcast_data_rate = WMI_10X_VDEV_PARAM_MCAST_DATA_RATE,
  933. .mcast_indicate = WMI_10X_VDEV_PARAM_MCAST_INDICATE,
  934. .dhcp_indicate = WMI_10X_VDEV_PARAM_DHCP_INDICATE,
  935. .unknown_dest_indicate = WMI_10X_VDEV_PARAM_UNKNOWN_DEST_INDICATE,
  936. .ap_keepalive_min_idle_inactive_time_secs =
  937. WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,
  938. .ap_keepalive_max_idle_inactive_time_secs =
  939. WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,
  940. .ap_keepalive_max_unresponsive_time_secs =
  941. WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,
  942. .ap_enable_nawds = WMI_10X_VDEV_PARAM_AP_ENABLE_NAWDS,
  943. .mcast2ucast_set = WMI_10X_VDEV_PARAM_MCAST2UCAST_SET,
  944. .enable_rtscts = WMI_10X_VDEV_PARAM_ENABLE_RTSCTS,
  945. .txbf = WMI_VDEV_PARAM_UNSUPPORTED,
  946. .packet_powersave = WMI_VDEV_PARAM_UNSUPPORTED,
  947. .drop_unencry = WMI_VDEV_PARAM_UNSUPPORTED,
  948. .tx_encap_type = WMI_VDEV_PARAM_UNSUPPORTED,
  949. .ap_detect_out_of_sync_sleeping_sta_time_secs =
  950. WMI_10X_VDEV_PARAM_AP_DETECT_OUT_OF_SYNC_SLEEPING_STA_TIME_SECS,
  951. .rc_num_retries = WMI_VDEV_PARAM_UNSUPPORTED,
  952. .cabq_maxdur = WMI_VDEV_PARAM_UNSUPPORTED,
  953. .mfptest_set = WMI_VDEV_PARAM_UNSUPPORTED,
  954. .rts_fixed_rate = WMI_VDEV_PARAM_UNSUPPORTED,
  955. .vht_sgimask = WMI_VDEV_PARAM_UNSUPPORTED,
  956. .vht80_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
  957. .early_rx_adjust_enable = WMI_VDEV_PARAM_UNSUPPORTED,
  958. .early_rx_tgt_bmiss_num = WMI_VDEV_PARAM_UNSUPPORTED,
  959. .early_rx_bmiss_sample_cycle = WMI_VDEV_PARAM_UNSUPPORTED,
  960. .early_rx_slop_step = WMI_VDEV_PARAM_UNSUPPORTED,
  961. .early_rx_init_slop = WMI_VDEV_PARAM_UNSUPPORTED,
  962. .early_rx_adjust_pause = WMI_VDEV_PARAM_UNSUPPORTED,
  963. .proxy_sta = WMI_VDEV_PARAM_UNSUPPORTED,
  964. .meru_vc = WMI_VDEV_PARAM_UNSUPPORTED,
  965. .rx_decap_type = WMI_VDEV_PARAM_UNSUPPORTED,
  966. .bw_nss_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
  967. };
  968. static struct wmi_vdev_param_map wmi_10_4_vdev_param_map = {
  969. .rts_threshold = WMI_10_4_VDEV_PARAM_RTS_THRESHOLD,
  970. .fragmentation_threshold = WMI_10_4_VDEV_PARAM_FRAGMENTATION_THRESHOLD,
  971. .beacon_interval = WMI_10_4_VDEV_PARAM_BEACON_INTERVAL,
  972. .listen_interval = WMI_10_4_VDEV_PARAM_LISTEN_INTERVAL,
  973. .multicast_rate = WMI_10_4_VDEV_PARAM_MULTICAST_RATE,
  974. .mgmt_tx_rate = WMI_10_4_VDEV_PARAM_MGMT_TX_RATE,
  975. .slot_time = WMI_10_4_VDEV_PARAM_SLOT_TIME,
  976. .preamble = WMI_10_4_VDEV_PARAM_PREAMBLE,
  977. .swba_time = WMI_10_4_VDEV_PARAM_SWBA_TIME,
  978. .wmi_vdev_stats_update_period = WMI_10_4_VDEV_STATS_UPDATE_PERIOD,
  979. .wmi_vdev_pwrsave_ageout_time = WMI_10_4_VDEV_PWRSAVE_AGEOUT_TIME,
  980. .wmi_vdev_host_swba_interval = WMI_10_4_VDEV_HOST_SWBA_INTERVAL,
  981. .dtim_period = WMI_10_4_VDEV_PARAM_DTIM_PERIOD,
  982. .wmi_vdev_oc_scheduler_air_time_limit =
  983. WMI_10_4_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,
  984. .wds = WMI_10_4_VDEV_PARAM_WDS,
  985. .atim_window = WMI_10_4_VDEV_PARAM_ATIM_WINDOW,
  986. .bmiss_count_max = WMI_10_4_VDEV_PARAM_BMISS_COUNT_MAX,
  987. .bmiss_first_bcnt = WMI_10_4_VDEV_PARAM_BMISS_FIRST_BCNT,
  988. .bmiss_final_bcnt = WMI_10_4_VDEV_PARAM_BMISS_FINAL_BCNT,
  989. .feature_wmm = WMI_10_4_VDEV_PARAM_FEATURE_WMM,
  990. .chwidth = WMI_10_4_VDEV_PARAM_CHWIDTH,
  991. .chextoffset = WMI_10_4_VDEV_PARAM_CHEXTOFFSET,
  992. .disable_htprotection = WMI_10_4_VDEV_PARAM_DISABLE_HTPROTECTION,
  993. .sta_quickkickout = WMI_10_4_VDEV_PARAM_STA_QUICKKICKOUT,
  994. .mgmt_rate = WMI_10_4_VDEV_PARAM_MGMT_RATE,
  995. .protection_mode = WMI_10_4_VDEV_PARAM_PROTECTION_MODE,
  996. .fixed_rate = WMI_10_4_VDEV_PARAM_FIXED_RATE,
  997. .sgi = WMI_10_4_VDEV_PARAM_SGI,
  998. .ldpc = WMI_10_4_VDEV_PARAM_LDPC,
  999. .tx_stbc = WMI_10_4_VDEV_PARAM_TX_STBC,
  1000. .rx_stbc = WMI_10_4_VDEV_PARAM_RX_STBC,
  1001. .intra_bss_fwd = WMI_10_4_VDEV_PARAM_INTRA_BSS_FWD,
  1002. .def_keyid = WMI_10_4_VDEV_PARAM_DEF_KEYID,
  1003. .nss = WMI_10_4_VDEV_PARAM_NSS,
  1004. .bcast_data_rate = WMI_10_4_VDEV_PARAM_BCAST_DATA_RATE,
  1005. .mcast_data_rate = WMI_10_4_VDEV_PARAM_MCAST_DATA_RATE,
  1006. .mcast_indicate = WMI_10_4_VDEV_PARAM_MCAST_INDICATE,
  1007. .dhcp_indicate = WMI_10_4_VDEV_PARAM_DHCP_INDICATE,
  1008. .unknown_dest_indicate = WMI_10_4_VDEV_PARAM_UNKNOWN_DEST_INDICATE,
  1009. .ap_keepalive_min_idle_inactive_time_secs =
  1010. WMI_10_4_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,
  1011. .ap_keepalive_max_idle_inactive_time_secs =
  1012. WMI_10_4_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,
  1013. .ap_keepalive_max_unresponsive_time_secs =
  1014. WMI_10_4_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,
  1015. .ap_enable_nawds = WMI_10_4_VDEV_PARAM_AP_ENABLE_NAWDS,
  1016. .mcast2ucast_set = WMI_10_4_VDEV_PARAM_MCAST2UCAST_SET,
  1017. .enable_rtscts = WMI_10_4_VDEV_PARAM_ENABLE_RTSCTS,
  1018. .txbf = WMI_10_4_VDEV_PARAM_TXBF,
  1019. .packet_powersave = WMI_10_4_VDEV_PARAM_PACKET_POWERSAVE,
  1020. .drop_unencry = WMI_10_4_VDEV_PARAM_DROP_UNENCRY,
  1021. .tx_encap_type = WMI_10_4_VDEV_PARAM_TX_ENCAP_TYPE,
  1022. .ap_detect_out_of_sync_sleeping_sta_time_secs =
  1023. WMI_10_4_VDEV_PARAM_AP_DETECT_OUT_OF_SYNC_SLEEPING_STA_TIME_SECS,
  1024. .rc_num_retries = WMI_10_4_VDEV_PARAM_RC_NUM_RETRIES,
  1025. .cabq_maxdur = WMI_10_4_VDEV_PARAM_CABQ_MAXDUR,
  1026. .mfptest_set = WMI_10_4_VDEV_PARAM_MFPTEST_SET,
  1027. .rts_fixed_rate = WMI_10_4_VDEV_PARAM_RTS_FIXED_RATE,
  1028. .vht_sgimask = WMI_10_4_VDEV_PARAM_VHT_SGIMASK,
  1029. .vht80_ratemask = WMI_10_4_VDEV_PARAM_VHT80_RATEMASK,
  1030. .early_rx_adjust_enable = WMI_10_4_VDEV_PARAM_EARLY_RX_ADJUST_ENABLE,
  1031. .early_rx_tgt_bmiss_num = WMI_10_4_VDEV_PARAM_EARLY_RX_TGT_BMISS_NUM,
  1032. .early_rx_bmiss_sample_cycle =
  1033. WMI_10_4_VDEV_PARAM_EARLY_RX_BMISS_SAMPLE_CYCLE,
  1034. .early_rx_slop_step = WMI_10_4_VDEV_PARAM_EARLY_RX_SLOP_STEP,
  1035. .early_rx_init_slop = WMI_10_4_VDEV_PARAM_EARLY_RX_INIT_SLOP,
  1036. .early_rx_adjust_pause = WMI_10_4_VDEV_PARAM_EARLY_RX_ADJUST_PAUSE,
  1037. .proxy_sta = WMI_10_4_VDEV_PARAM_PROXY_STA,
  1038. .meru_vc = WMI_10_4_VDEV_PARAM_MERU_VC,
  1039. .rx_decap_type = WMI_10_4_VDEV_PARAM_RX_DECAP_TYPE,
  1040. .bw_nss_ratemask = WMI_10_4_VDEV_PARAM_BW_NSS_RATEMASK,
  1041. .inc_tsf = WMI_10_4_VDEV_PARAM_TSF_INCREMENT,
  1042. .dec_tsf = WMI_10_4_VDEV_PARAM_TSF_DECREMENT,
  1043. };
  1044. static struct wmi_pdev_param_map wmi_pdev_param_map = {
  1045. .tx_chain_mask = WMI_PDEV_PARAM_TX_CHAIN_MASK,
  1046. .rx_chain_mask = WMI_PDEV_PARAM_RX_CHAIN_MASK,
  1047. .txpower_limit2g = WMI_PDEV_PARAM_TXPOWER_LIMIT2G,
  1048. .txpower_limit5g = WMI_PDEV_PARAM_TXPOWER_LIMIT5G,
  1049. .txpower_scale = WMI_PDEV_PARAM_TXPOWER_SCALE,
  1050. .beacon_gen_mode = WMI_PDEV_PARAM_BEACON_GEN_MODE,
  1051. .beacon_tx_mode = WMI_PDEV_PARAM_BEACON_TX_MODE,
  1052. .resmgr_offchan_mode = WMI_PDEV_PARAM_RESMGR_OFFCHAN_MODE,
  1053. .protection_mode = WMI_PDEV_PARAM_PROTECTION_MODE,
  1054. .dynamic_bw = WMI_PDEV_PARAM_DYNAMIC_BW,
  1055. .non_agg_sw_retry_th = WMI_PDEV_PARAM_NON_AGG_SW_RETRY_TH,
  1056. .agg_sw_retry_th = WMI_PDEV_PARAM_AGG_SW_RETRY_TH,
  1057. .sta_kickout_th = WMI_PDEV_PARAM_STA_KICKOUT_TH,
  1058. .ac_aggrsize_scaling = WMI_PDEV_PARAM_AC_AGGRSIZE_SCALING,
  1059. .ltr_enable = WMI_PDEV_PARAM_LTR_ENABLE,
  1060. .ltr_ac_latency_be = WMI_PDEV_PARAM_LTR_AC_LATENCY_BE,
  1061. .ltr_ac_latency_bk = WMI_PDEV_PARAM_LTR_AC_LATENCY_BK,
  1062. .ltr_ac_latency_vi = WMI_PDEV_PARAM_LTR_AC_LATENCY_VI,
  1063. .ltr_ac_latency_vo = WMI_PDEV_PARAM_LTR_AC_LATENCY_VO,
  1064. .ltr_ac_latency_timeout = WMI_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,
  1065. .ltr_sleep_override = WMI_PDEV_PARAM_LTR_SLEEP_OVERRIDE,
  1066. .ltr_rx_override = WMI_PDEV_PARAM_LTR_RX_OVERRIDE,
  1067. .ltr_tx_activity_timeout = WMI_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,
  1068. .l1ss_enable = WMI_PDEV_PARAM_L1SS_ENABLE,
  1069. .dsleep_enable = WMI_PDEV_PARAM_DSLEEP_ENABLE,
  1070. .pcielp_txbuf_flush = WMI_PDEV_PARAM_PCIELP_TXBUF_FLUSH,
  1071. .pcielp_txbuf_watermark = WMI_PDEV_PARAM_PCIELP_TXBUF_TMO_EN,
  1072. .pcielp_txbuf_tmo_en = WMI_PDEV_PARAM_PCIELP_TXBUF_TMO_EN,
  1073. .pcielp_txbuf_tmo_value = WMI_PDEV_PARAM_PCIELP_TXBUF_TMO_VALUE,
  1074. .pdev_stats_update_period = WMI_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,
  1075. .vdev_stats_update_period = WMI_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,
  1076. .peer_stats_update_period = WMI_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,
  1077. .bcnflt_stats_update_period = WMI_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,
  1078. .pmf_qos = WMI_PDEV_PARAM_PMF_QOS,
  1079. .arp_ac_override = WMI_PDEV_PARAM_ARP_AC_OVERRIDE,
  1080. .dcs = WMI_PDEV_PARAM_DCS,
  1081. .ani_enable = WMI_PDEV_PARAM_ANI_ENABLE,
  1082. .ani_poll_period = WMI_PDEV_PARAM_ANI_POLL_PERIOD,
  1083. .ani_listen_period = WMI_PDEV_PARAM_ANI_LISTEN_PERIOD,
  1084. .ani_ofdm_level = WMI_PDEV_PARAM_ANI_OFDM_LEVEL,
  1085. .ani_cck_level = WMI_PDEV_PARAM_ANI_CCK_LEVEL,
  1086. .dyntxchain = WMI_PDEV_PARAM_DYNTXCHAIN,
  1087. .proxy_sta = WMI_PDEV_PARAM_PROXY_STA,
  1088. .idle_ps_config = WMI_PDEV_PARAM_IDLE_PS_CONFIG,
  1089. .power_gating_sleep = WMI_PDEV_PARAM_POWER_GATING_SLEEP,
  1090. .fast_channel_reset = WMI_PDEV_PARAM_UNSUPPORTED,
  1091. .burst_dur = WMI_PDEV_PARAM_UNSUPPORTED,
  1092. .burst_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1093. .cal_period = WMI_PDEV_PARAM_UNSUPPORTED,
  1094. .aggr_burst = WMI_PDEV_PARAM_UNSUPPORTED,
  1095. .rx_decap_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1096. .smart_antenna_default_antenna = WMI_PDEV_PARAM_UNSUPPORTED,
  1097. .igmpmld_override = WMI_PDEV_PARAM_UNSUPPORTED,
  1098. .igmpmld_tid = WMI_PDEV_PARAM_UNSUPPORTED,
  1099. .antenna_gain = WMI_PDEV_PARAM_UNSUPPORTED,
  1100. .rx_filter = WMI_PDEV_PARAM_UNSUPPORTED,
  1101. .set_mcast_to_ucast_tid = WMI_PDEV_PARAM_UNSUPPORTED,
  1102. .proxy_sta_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1103. .set_mcast2ucast_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1104. .set_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
  1105. .remove_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
  1106. .peer_sta_ps_statechg_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1107. .igmpmld_ac_override = WMI_PDEV_PARAM_UNSUPPORTED,
  1108. .block_interbss = WMI_PDEV_PARAM_UNSUPPORTED,
  1109. .set_disable_reset_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1110. .set_msdu_ttl_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1111. .set_ppdu_duration_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1112. .txbf_sound_period_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1113. .set_promisc_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1114. .set_burst_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1115. .en_stats = WMI_PDEV_PARAM_UNSUPPORTED,
  1116. .mu_group_policy = WMI_PDEV_PARAM_UNSUPPORTED,
  1117. .noise_detection = WMI_PDEV_PARAM_UNSUPPORTED,
  1118. .noise_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
  1119. .dpd_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1120. .set_mcast_bcast_echo = WMI_PDEV_PARAM_UNSUPPORTED,
  1121. .atf_strict_sch = WMI_PDEV_PARAM_UNSUPPORTED,
  1122. .atf_sched_duration = WMI_PDEV_PARAM_UNSUPPORTED,
  1123. .ant_plzn = WMI_PDEV_PARAM_UNSUPPORTED,
  1124. .mgmt_retry_limit = WMI_PDEV_PARAM_UNSUPPORTED,
  1125. .sensitivity_level = WMI_PDEV_PARAM_UNSUPPORTED,
  1126. .signed_txpower_2g = WMI_PDEV_PARAM_UNSUPPORTED,
  1127. .signed_txpower_5g = WMI_PDEV_PARAM_UNSUPPORTED,
  1128. .enable_per_tid_amsdu = WMI_PDEV_PARAM_UNSUPPORTED,
  1129. .enable_per_tid_ampdu = WMI_PDEV_PARAM_UNSUPPORTED,
  1130. .cca_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
  1131. .rts_fixed_rate = WMI_PDEV_PARAM_UNSUPPORTED,
  1132. .pdev_reset = WMI_PDEV_PARAM_UNSUPPORTED,
  1133. .wapi_mbssid_offset = WMI_PDEV_PARAM_UNSUPPORTED,
  1134. .arp_srcaddr = WMI_PDEV_PARAM_UNSUPPORTED,
  1135. .arp_dstaddr = WMI_PDEV_PARAM_UNSUPPORTED,
  1136. .enable_btcoex = WMI_PDEV_PARAM_UNSUPPORTED,
  1137. };
  1138. static struct wmi_pdev_param_map wmi_10x_pdev_param_map = {
  1139. .tx_chain_mask = WMI_10X_PDEV_PARAM_TX_CHAIN_MASK,
  1140. .rx_chain_mask = WMI_10X_PDEV_PARAM_RX_CHAIN_MASK,
  1141. .txpower_limit2g = WMI_10X_PDEV_PARAM_TXPOWER_LIMIT2G,
  1142. .txpower_limit5g = WMI_10X_PDEV_PARAM_TXPOWER_LIMIT5G,
  1143. .txpower_scale = WMI_10X_PDEV_PARAM_TXPOWER_SCALE,
  1144. .beacon_gen_mode = WMI_10X_PDEV_PARAM_BEACON_GEN_MODE,
  1145. .beacon_tx_mode = WMI_10X_PDEV_PARAM_BEACON_TX_MODE,
  1146. .resmgr_offchan_mode = WMI_10X_PDEV_PARAM_RESMGR_OFFCHAN_MODE,
  1147. .protection_mode = WMI_10X_PDEV_PARAM_PROTECTION_MODE,
  1148. .dynamic_bw = WMI_10X_PDEV_PARAM_DYNAMIC_BW,
  1149. .non_agg_sw_retry_th = WMI_10X_PDEV_PARAM_NON_AGG_SW_RETRY_TH,
  1150. .agg_sw_retry_th = WMI_10X_PDEV_PARAM_AGG_SW_RETRY_TH,
  1151. .sta_kickout_th = WMI_10X_PDEV_PARAM_STA_KICKOUT_TH,
  1152. .ac_aggrsize_scaling = WMI_10X_PDEV_PARAM_AC_AGGRSIZE_SCALING,
  1153. .ltr_enable = WMI_10X_PDEV_PARAM_LTR_ENABLE,
  1154. .ltr_ac_latency_be = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BE,
  1155. .ltr_ac_latency_bk = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BK,
  1156. .ltr_ac_latency_vi = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VI,
  1157. .ltr_ac_latency_vo = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VO,
  1158. .ltr_ac_latency_timeout = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,
  1159. .ltr_sleep_override = WMI_10X_PDEV_PARAM_LTR_SLEEP_OVERRIDE,
  1160. .ltr_rx_override = WMI_10X_PDEV_PARAM_LTR_RX_OVERRIDE,
  1161. .ltr_tx_activity_timeout = WMI_10X_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,
  1162. .l1ss_enable = WMI_10X_PDEV_PARAM_L1SS_ENABLE,
  1163. .dsleep_enable = WMI_10X_PDEV_PARAM_DSLEEP_ENABLE,
  1164. .pcielp_txbuf_flush = WMI_PDEV_PARAM_UNSUPPORTED,
  1165. .pcielp_txbuf_watermark = WMI_PDEV_PARAM_UNSUPPORTED,
  1166. .pcielp_txbuf_tmo_en = WMI_PDEV_PARAM_UNSUPPORTED,
  1167. .pcielp_txbuf_tmo_value = WMI_PDEV_PARAM_UNSUPPORTED,
  1168. .pdev_stats_update_period = WMI_10X_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,
  1169. .vdev_stats_update_period = WMI_10X_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,
  1170. .peer_stats_update_period = WMI_10X_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,
  1171. .bcnflt_stats_update_period =
  1172. WMI_10X_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,
  1173. .pmf_qos = WMI_10X_PDEV_PARAM_PMF_QOS,
  1174. .arp_ac_override = WMI_10X_PDEV_PARAM_ARPDHCP_AC_OVERRIDE,
  1175. .dcs = WMI_10X_PDEV_PARAM_DCS,
  1176. .ani_enable = WMI_10X_PDEV_PARAM_ANI_ENABLE,
  1177. .ani_poll_period = WMI_10X_PDEV_PARAM_ANI_POLL_PERIOD,
  1178. .ani_listen_period = WMI_10X_PDEV_PARAM_ANI_LISTEN_PERIOD,
  1179. .ani_ofdm_level = WMI_10X_PDEV_PARAM_ANI_OFDM_LEVEL,
  1180. .ani_cck_level = WMI_10X_PDEV_PARAM_ANI_CCK_LEVEL,
  1181. .dyntxchain = WMI_10X_PDEV_PARAM_DYNTXCHAIN,
  1182. .proxy_sta = WMI_PDEV_PARAM_UNSUPPORTED,
  1183. .idle_ps_config = WMI_PDEV_PARAM_UNSUPPORTED,
  1184. .power_gating_sleep = WMI_PDEV_PARAM_UNSUPPORTED,
  1185. .fast_channel_reset = WMI_10X_PDEV_PARAM_FAST_CHANNEL_RESET,
  1186. .burst_dur = WMI_10X_PDEV_PARAM_BURST_DUR,
  1187. .burst_enable = WMI_10X_PDEV_PARAM_BURST_ENABLE,
  1188. .cal_period = WMI_10X_PDEV_PARAM_CAL_PERIOD,
  1189. .aggr_burst = WMI_PDEV_PARAM_UNSUPPORTED,
  1190. .rx_decap_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1191. .smart_antenna_default_antenna = WMI_PDEV_PARAM_UNSUPPORTED,
  1192. .igmpmld_override = WMI_PDEV_PARAM_UNSUPPORTED,
  1193. .igmpmld_tid = WMI_PDEV_PARAM_UNSUPPORTED,
  1194. .antenna_gain = WMI_PDEV_PARAM_UNSUPPORTED,
  1195. .rx_filter = WMI_PDEV_PARAM_UNSUPPORTED,
  1196. .set_mcast_to_ucast_tid = WMI_PDEV_PARAM_UNSUPPORTED,
  1197. .proxy_sta_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1198. .set_mcast2ucast_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1199. .set_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
  1200. .remove_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
  1201. .peer_sta_ps_statechg_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1202. .igmpmld_ac_override = WMI_PDEV_PARAM_UNSUPPORTED,
  1203. .block_interbss = WMI_PDEV_PARAM_UNSUPPORTED,
  1204. .set_disable_reset_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1205. .set_msdu_ttl_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1206. .set_ppdu_duration_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1207. .txbf_sound_period_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1208. .set_promisc_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1209. .set_burst_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1210. .en_stats = WMI_PDEV_PARAM_UNSUPPORTED,
  1211. .mu_group_policy = WMI_PDEV_PARAM_UNSUPPORTED,
  1212. .noise_detection = WMI_PDEV_PARAM_UNSUPPORTED,
  1213. .noise_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
  1214. .dpd_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1215. .set_mcast_bcast_echo = WMI_PDEV_PARAM_UNSUPPORTED,
  1216. .atf_strict_sch = WMI_PDEV_PARAM_UNSUPPORTED,
  1217. .atf_sched_duration = WMI_PDEV_PARAM_UNSUPPORTED,
  1218. .ant_plzn = WMI_PDEV_PARAM_UNSUPPORTED,
  1219. .mgmt_retry_limit = WMI_PDEV_PARAM_UNSUPPORTED,
  1220. .sensitivity_level = WMI_PDEV_PARAM_UNSUPPORTED,
  1221. .signed_txpower_2g = WMI_PDEV_PARAM_UNSUPPORTED,
  1222. .signed_txpower_5g = WMI_PDEV_PARAM_UNSUPPORTED,
  1223. .enable_per_tid_amsdu = WMI_PDEV_PARAM_UNSUPPORTED,
  1224. .enable_per_tid_ampdu = WMI_PDEV_PARAM_UNSUPPORTED,
  1225. .cca_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
  1226. .rts_fixed_rate = WMI_PDEV_PARAM_UNSUPPORTED,
  1227. .pdev_reset = WMI_PDEV_PARAM_UNSUPPORTED,
  1228. .wapi_mbssid_offset = WMI_PDEV_PARAM_UNSUPPORTED,
  1229. .arp_srcaddr = WMI_PDEV_PARAM_UNSUPPORTED,
  1230. .arp_dstaddr = WMI_PDEV_PARAM_UNSUPPORTED,
  1231. .enable_btcoex = WMI_PDEV_PARAM_UNSUPPORTED,
  1232. };
  1233. static struct wmi_pdev_param_map wmi_10_2_4_pdev_param_map = {
  1234. .tx_chain_mask = WMI_10X_PDEV_PARAM_TX_CHAIN_MASK,
  1235. .rx_chain_mask = WMI_10X_PDEV_PARAM_RX_CHAIN_MASK,
  1236. .txpower_limit2g = WMI_10X_PDEV_PARAM_TXPOWER_LIMIT2G,
  1237. .txpower_limit5g = WMI_10X_PDEV_PARAM_TXPOWER_LIMIT5G,
  1238. .txpower_scale = WMI_10X_PDEV_PARAM_TXPOWER_SCALE,
  1239. .beacon_gen_mode = WMI_10X_PDEV_PARAM_BEACON_GEN_MODE,
  1240. .beacon_tx_mode = WMI_10X_PDEV_PARAM_BEACON_TX_MODE,
  1241. .resmgr_offchan_mode = WMI_10X_PDEV_PARAM_RESMGR_OFFCHAN_MODE,
  1242. .protection_mode = WMI_10X_PDEV_PARAM_PROTECTION_MODE,
  1243. .dynamic_bw = WMI_10X_PDEV_PARAM_DYNAMIC_BW,
  1244. .non_agg_sw_retry_th = WMI_10X_PDEV_PARAM_NON_AGG_SW_RETRY_TH,
  1245. .agg_sw_retry_th = WMI_10X_PDEV_PARAM_AGG_SW_RETRY_TH,
  1246. .sta_kickout_th = WMI_10X_PDEV_PARAM_STA_KICKOUT_TH,
  1247. .ac_aggrsize_scaling = WMI_10X_PDEV_PARAM_AC_AGGRSIZE_SCALING,
  1248. .ltr_enable = WMI_10X_PDEV_PARAM_LTR_ENABLE,
  1249. .ltr_ac_latency_be = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BE,
  1250. .ltr_ac_latency_bk = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BK,
  1251. .ltr_ac_latency_vi = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VI,
  1252. .ltr_ac_latency_vo = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VO,
  1253. .ltr_ac_latency_timeout = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,
  1254. .ltr_sleep_override = WMI_10X_PDEV_PARAM_LTR_SLEEP_OVERRIDE,
  1255. .ltr_rx_override = WMI_10X_PDEV_PARAM_LTR_RX_OVERRIDE,
  1256. .ltr_tx_activity_timeout = WMI_10X_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,
  1257. .l1ss_enable = WMI_10X_PDEV_PARAM_L1SS_ENABLE,
  1258. .dsleep_enable = WMI_10X_PDEV_PARAM_DSLEEP_ENABLE,
  1259. .pcielp_txbuf_flush = WMI_PDEV_PARAM_UNSUPPORTED,
  1260. .pcielp_txbuf_watermark = WMI_PDEV_PARAM_UNSUPPORTED,
  1261. .pcielp_txbuf_tmo_en = WMI_PDEV_PARAM_UNSUPPORTED,
  1262. .pcielp_txbuf_tmo_value = WMI_PDEV_PARAM_UNSUPPORTED,
  1263. .pdev_stats_update_period = WMI_10X_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,
  1264. .vdev_stats_update_period = WMI_10X_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,
  1265. .peer_stats_update_period = WMI_10X_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,
  1266. .bcnflt_stats_update_period =
  1267. WMI_10X_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,
  1268. .pmf_qos = WMI_10X_PDEV_PARAM_PMF_QOS,
  1269. .arp_ac_override = WMI_10X_PDEV_PARAM_ARPDHCP_AC_OVERRIDE,
  1270. .dcs = WMI_10X_PDEV_PARAM_DCS,
  1271. .ani_enable = WMI_10X_PDEV_PARAM_ANI_ENABLE,
  1272. .ani_poll_period = WMI_10X_PDEV_PARAM_ANI_POLL_PERIOD,
  1273. .ani_listen_period = WMI_10X_PDEV_PARAM_ANI_LISTEN_PERIOD,
  1274. .ani_ofdm_level = WMI_10X_PDEV_PARAM_ANI_OFDM_LEVEL,
  1275. .ani_cck_level = WMI_10X_PDEV_PARAM_ANI_CCK_LEVEL,
  1276. .dyntxchain = WMI_10X_PDEV_PARAM_DYNTXCHAIN,
  1277. .proxy_sta = WMI_PDEV_PARAM_UNSUPPORTED,
  1278. .idle_ps_config = WMI_PDEV_PARAM_UNSUPPORTED,
  1279. .power_gating_sleep = WMI_PDEV_PARAM_UNSUPPORTED,
  1280. .fast_channel_reset = WMI_10X_PDEV_PARAM_FAST_CHANNEL_RESET,
  1281. .burst_dur = WMI_10X_PDEV_PARAM_BURST_DUR,
  1282. .burst_enable = WMI_10X_PDEV_PARAM_BURST_ENABLE,
  1283. .cal_period = WMI_10X_PDEV_PARAM_CAL_PERIOD,
  1284. .aggr_burst = WMI_PDEV_PARAM_UNSUPPORTED,
  1285. .rx_decap_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1286. .smart_antenna_default_antenna = WMI_PDEV_PARAM_UNSUPPORTED,
  1287. .igmpmld_override = WMI_PDEV_PARAM_UNSUPPORTED,
  1288. .igmpmld_tid = WMI_PDEV_PARAM_UNSUPPORTED,
  1289. .antenna_gain = WMI_PDEV_PARAM_UNSUPPORTED,
  1290. .rx_filter = WMI_PDEV_PARAM_UNSUPPORTED,
  1291. .set_mcast_to_ucast_tid = WMI_PDEV_PARAM_UNSUPPORTED,
  1292. .proxy_sta_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1293. .set_mcast2ucast_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1294. .set_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
  1295. .remove_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
  1296. .peer_sta_ps_statechg_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1297. .igmpmld_ac_override = WMI_PDEV_PARAM_UNSUPPORTED,
  1298. .block_interbss = WMI_PDEV_PARAM_UNSUPPORTED,
  1299. .set_disable_reset_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1300. .set_msdu_ttl_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1301. .set_ppdu_duration_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1302. .txbf_sound_period_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1303. .set_promisc_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1304. .set_burst_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1305. .en_stats = WMI_PDEV_PARAM_UNSUPPORTED,
  1306. .mu_group_policy = WMI_PDEV_PARAM_UNSUPPORTED,
  1307. .noise_detection = WMI_PDEV_PARAM_UNSUPPORTED,
  1308. .noise_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
  1309. .dpd_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1310. .set_mcast_bcast_echo = WMI_PDEV_PARAM_UNSUPPORTED,
  1311. .atf_strict_sch = WMI_PDEV_PARAM_UNSUPPORTED,
  1312. .atf_sched_duration = WMI_PDEV_PARAM_UNSUPPORTED,
  1313. .ant_plzn = WMI_PDEV_PARAM_UNSUPPORTED,
  1314. .mgmt_retry_limit = WMI_PDEV_PARAM_UNSUPPORTED,
  1315. .sensitivity_level = WMI_PDEV_PARAM_UNSUPPORTED,
  1316. .signed_txpower_2g = WMI_PDEV_PARAM_UNSUPPORTED,
  1317. .signed_txpower_5g = WMI_PDEV_PARAM_UNSUPPORTED,
  1318. .enable_per_tid_amsdu = WMI_PDEV_PARAM_UNSUPPORTED,
  1319. .enable_per_tid_ampdu = WMI_PDEV_PARAM_UNSUPPORTED,
  1320. .cca_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
  1321. .rts_fixed_rate = WMI_PDEV_PARAM_UNSUPPORTED,
  1322. .pdev_reset = WMI_PDEV_PARAM_UNSUPPORTED,
  1323. .wapi_mbssid_offset = WMI_PDEV_PARAM_UNSUPPORTED,
  1324. .arp_srcaddr = WMI_PDEV_PARAM_UNSUPPORTED,
  1325. .arp_dstaddr = WMI_PDEV_PARAM_UNSUPPORTED,
  1326. .enable_btcoex = WMI_PDEV_PARAM_UNSUPPORTED,
  1327. };
  1328. /* firmware 10.2 specific mappings */
  1329. static struct wmi_cmd_map wmi_10_2_cmd_map = {
  1330. .init_cmdid = WMI_10_2_INIT_CMDID,
  1331. .start_scan_cmdid = WMI_10_2_START_SCAN_CMDID,
  1332. .stop_scan_cmdid = WMI_10_2_STOP_SCAN_CMDID,
  1333. .scan_chan_list_cmdid = WMI_10_2_SCAN_CHAN_LIST_CMDID,
  1334. .scan_sch_prio_tbl_cmdid = WMI_CMD_UNSUPPORTED,
  1335. .scan_prob_req_oui_cmdid = WMI_CMD_UNSUPPORTED,
  1336. .pdev_set_regdomain_cmdid = WMI_10_2_PDEV_SET_REGDOMAIN_CMDID,
  1337. .pdev_set_channel_cmdid = WMI_10_2_PDEV_SET_CHANNEL_CMDID,
  1338. .pdev_set_param_cmdid = WMI_10_2_PDEV_SET_PARAM_CMDID,
  1339. .pdev_pktlog_enable_cmdid = WMI_10_2_PDEV_PKTLOG_ENABLE_CMDID,
  1340. .pdev_pktlog_disable_cmdid = WMI_10_2_PDEV_PKTLOG_DISABLE_CMDID,
  1341. .pdev_set_wmm_params_cmdid = WMI_10_2_PDEV_SET_WMM_PARAMS_CMDID,
  1342. .pdev_set_ht_cap_ie_cmdid = WMI_10_2_PDEV_SET_HT_CAP_IE_CMDID,
  1343. .pdev_set_vht_cap_ie_cmdid = WMI_10_2_PDEV_SET_VHT_CAP_IE_CMDID,
  1344. .pdev_set_quiet_mode_cmdid = WMI_10_2_PDEV_SET_QUIET_MODE_CMDID,
  1345. .pdev_green_ap_ps_enable_cmdid = WMI_10_2_PDEV_GREEN_AP_PS_ENABLE_CMDID,
  1346. .pdev_get_tpc_config_cmdid = WMI_10_2_PDEV_GET_TPC_CONFIG_CMDID,
  1347. .pdev_set_base_macaddr_cmdid = WMI_10_2_PDEV_SET_BASE_MACADDR_CMDID,
  1348. .vdev_create_cmdid = WMI_10_2_VDEV_CREATE_CMDID,
  1349. .vdev_delete_cmdid = WMI_10_2_VDEV_DELETE_CMDID,
  1350. .vdev_start_request_cmdid = WMI_10_2_VDEV_START_REQUEST_CMDID,
  1351. .vdev_restart_request_cmdid = WMI_10_2_VDEV_RESTART_REQUEST_CMDID,
  1352. .vdev_up_cmdid = WMI_10_2_VDEV_UP_CMDID,
  1353. .vdev_stop_cmdid = WMI_10_2_VDEV_STOP_CMDID,
  1354. .vdev_down_cmdid = WMI_10_2_VDEV_DOWN_CMDID,
  1355. .vdev_set_param_cmdid = WMI_10_2_VDEV_SET_PARAM_CMDID,
  1356. .vdev_install_key_cmdid = WMI_10_2_VDEV_INSTALL_KEY_CMDID,
  1357. .peer_create_cmdid = WMI_10_2_PEER_CREATE_CMDID,
  1358. .peer_delete_cmdid = WMI_10_2_PEER_DELETE_CMDID,
  1359. .peer_flush_tids_cmdid = WMI_10_2_PEER_FLUSH_TIDS_CMDID,
  1360. .peer_set_param_cmdid = WMI_10_2_PEER_SET_PARAM_CMDID,
  1361. .peer_assoc_cmdid = WMI_10_2_PEER_ASSOC_CMDID,
  1362. .peer_add_wds_entry_cmdid = WMI_10_2_PEER_ADD_WDS_ENTRY_CMDID,
  1363. .peer_remove_wds_entry_cmdid = WMI_10_2_PEER_REMOVE_WDS_ENTRY_CMDID,
  1364. .peer_mcast_group_cmdid = WMI_10_2_PEER_MCAST_GROUP_CMDID,
  1365. .bcn_tx_cmdid = WMI_10_2_BCN_TX_CMDID,
  1366. .pdev_send_bcn_cmdid = WMI_10_2_PDEV_SEND_BCN_CMDID,
  1367. .bcn_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
  1368. .bcn_filter_rx_cmdid = WMI_10_2_BCN_FILTER_RX_CMDID,
  1369. .prb_req_filter_rx_cmdid = WMI_10_2_PRB_REQ_FILTER_RX_CMDID,
  1370. .mgmt_tx_cmdid = WMI_10_2_MGMT_TX_CMDID,
  1371. .prb_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
  1372. .addba_clear_resp_cmdid = WMI_10_2_ADDBA_CLEAR_RESP_CMDID,
  1373. .addba_send_cmdid = WMI_10_2_ADDBA_SEND_CMDID,
  1374. .addba_status_cmdid = WMI_10_2_ADDBA_STATUS_CMDID,
  1375. .delba_send_cmdid = WMI_10_2_DELBA_SEND_CMDID,
  1376. .addba_set_resp_cmdid = WMI_10_2_ADDBA_SET_RESP_CMDID,
  1377. .send_singleamsdu_cmdid = WMI_10_2_SEND_SINGLEAMSDU_CMDID,
  1378. .sta_powersave_mode_cmdid = WMI_10_2_STA_POWERSAVE_MODE_CMDID,
  1379. .sta_powersave_param_cmdid = WMI_10_2_STA_POWERSAVE_PARAM_CMDID,
  1380. .sta_mimo_ps_mode_cmdid = WMI_10_2_STA_MIMO_PS_MODE_CMDID,
  1381. .pdev_dfs_enable_cmdid = WMI_10_2_PDEV_DFS_ENABLE_CMDID,
  1382. .pdev_dfs_disable_cmdid = WMI_10_2_PDEV_DFS_DISABLE_CMDID,
  1383. .roam_scan_mode = WMI_10_2_ROAM_SCAN_MODE,
  1384. .roam_scan_rssi_threshold = WMI_10_2_ROAM_SCAN_RSSI_THRESHOLD,
  1385. .roam_scan_period = WMI_10_2_ROAM_SCAN_PERIOD,
  1386. .roam_scan_rssi_change_threshold =
  1387. WMI_10_2_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
  1388. .roam_ap_profile = WMI_10_2_ROAM_AP_PROFILE,
  1389. .ofl_scan_add_ap_profile = WMI_10_2_OFL_SCAN_ADD_AP_PROFILE,
  1390. .ofl_scan_remove_ap_profile = WMI_10_2_OFL_SCAN_REMOVE_AP_PROFILE,
  1391. .ofl_scan_period = WMI_10_2_OFL_SCAN_PERIOD,
  1392. .p2p_dev_set_device_info = WMI_10_2_P2P_DEV_SET_DEVICE_INFO,
  1393. .p2p_dev_set_discoverability = WMI_10_2_P2P_DEV_SET_DISCOVERABILITY,
  1394. .p2p_go_set_beacon_ie = WMI_10_2_P2P_GO_SET_BEACON_IE,
  1395. .p2p_go_set_probe_resp_ie = WMI_10_2_P2P_GO_SET_PROBE_RESP_IE,
  1396. .p2p_set_vendor_ie_data_cmdid = WMI_CMD_UNSUPPORTED,
  1397. .ap_ps_peer_param_cmdid = WMI_10_2_AP_PS_PEER_PARAM_CMDID,
  1398. .ap_ps_peer_uapsd_coex_cmdid = WMI_CMD_UNSUPPORTED,
  1399. .peer_rate_retry_sched_cmdid = WMI_10_2_PEER_RATE_RETRY_SCHED_CMDID,
  1400. .wlan_profile_trigger_cmdid = WMI_10_2_WLAN_PROFILE_TRIGGER_CMDID,
  1401. .wlan_profile_set_hist_intvl_cmdid =
  1402. WMI_10_2_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
  1403. .wlan_profile_get_profile_data_cmdid =
  1404. WMI_10_2_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
  1405. .wlan_profile_enable_profile_id_cmdid =
  1406. WMI_10_2_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
  1407. .wlan_profile_list_profile_id_cmdid =
  1408. WMI_10_2_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
  1409. .pdev_suspend_cmdid = WMI_10_2_PDEV_SUSPEND_CMDID,
  1410. .pdev_resume_cmdid = WMI_10_2_PDEV_RESUME_CMDID,
  1411. .add_bcn_filter_cmdid = WMI_10_2_ADD_BCN_FILTER_CMDID,
  1412. .rmv_bcn_filter_cmdid = WMI_10_2_RMV_BCN_FILTER_CMDID,
  1413. .wow_add_wake_pattern_cmdid = WMI_10_2_WOW_ADD_WAKE_PATTERN_CMDID,
  1414. .wow_del_wake_pattern_cmdid = WMI_10_2_WOW_DEL_WAKE_PATTERN_CMDID,
  1415. .wow_enable_disable_wake_event_cmdid =
  1416. WMI_10_2_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
  1417. .wow_enable_cmdid = WMI_10_2_WOW_ENABLE_CMDID,
  1418. .wow_hostwakeup_from_sleep_cmdid =
  1419. WMI_10_2_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
  1420. .rtt_measreq_cmdid = WMI_10_2_RTT_MEASREQ_CMDID,
  1421. .rtt_tsf_cmdid = WMI_10_2_RTT_TSF_CMDID,
  1422. .vdev_spectral_scan_configure_cmdid =
  1423. WMI_10_2_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
  1424. .vdev_spectral_scan_enable_cmdid =
  1425. WMI_10_2_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
  1426. .request_stats_cmdid = WMI_10_2_REQUEST_STATS_CMDID,
  1427. .set_arp_ns_offload_cmdid = WMI_CMD_UNSUPPORTED,
  1428. .network_list_offload_config_cmdid = WMI_CMD_UNSUPPORTED,
  1429. .gtk_offload_cmdid = WMI_CMD_UNSUPPORTED,
  1430. .csa_offload_enable_cmdid = WMI_CMD_UNSUPPORTED,
  1431. .csa_offload_chanswitch_cmdid = WMI_CMD_UNSUPPORTED,
  1432. .chatter_set_mode_cmdid = WMI_CMD_UNSUPPORTED,
  1433. .peer_tid_addba_cmdid = WMI_CMD_UNSUPPORTED,
  1434. .peer_tid_delba_cmdid = WMI_CMD_UNSUPPORTED,
  1435. .sta_dtim_ps_method_cmdid = WMI_CMD_UNSUPPORTED,
  1436. .sta_uapsd_auto_trig_cmdid = WMI_CMD_UNSUPPORTED,
  1437. .sta_keepalive_cmd = WMI_CMD_UNSUPPORTED,
  1438. .echo_cmdid = WMI_10_2_ECHO_CMDID,
  1439. .pdev_utf_cmdid = WMI_10_2_PDEV_UTF_CMDID,
  1440. .dbglog_cfg_cmdid = WMI_10_2_DBGLOG_CFG_CMDID,
  1441. .pdev_qvit_cmdid = WMI_10_2_PDEV_QVIT_CMDID,
  1442. .pdev_ftm_intg_cmdid = WMI_CMD_UNSUPPORTED,
  1443. .vdev_set_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  1444. .vdev_get_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  1445. .force_fw_hang_cmdid = WMI_CMD_UNSUPPORTED,
  1446. .gpio_config_cmdid = WMI_10_2_GPIO_CONFIG_CMDID,
  1447. .gpio_output_cmdid = WMI_10_2_GPIO_OUTPUT_CMDID,
  1448. .pdev_get_temperature_cmdid = WMI_CMD_UNSUPPORTED,
  1449. .pdev_enable_adaptive_cca_cmdid = WMI_CMD_UNSUPPORTED,
  1450. .scan_update_request_cmdid = WMI_CMD_UNSUPPORTED,
  1451. .vdev_standby_response_cmdid = WMI_CMD_UNSUPPORTED,
  1452. .vdev_resume_response_cmdid = WMI_CMD_UNSUPPORTED,
  1453. .wlan_peer_caching_add_peer_cmdid = WMI_CMD_UNSUPPORTED,
  1454. .wlan_peer_caching_evict_peer_cmdid = WMI_CMD_UNSUPPORTED,
  1455. .wlan_peer_caching_restore_peer_cmdid = WMI_CMD_UNSUPPORTED,
  1456. .wlan_peer_caching_print_all_peers_info_cmdid = WMI_CMD_UNSUPPORTED,
  1457. .peer_update_wds_entry_cmdid = WMI_CMD_UNSUPPORTED,
  1458. .peer_add_proxy_sta_entry_cmdid = WMI_CMD_UNSUPPORTED,
  1459. .rtt_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  1460. .oem_req_cmdid = WMI_CMD_UNSUPPORTED,
  1461. .nan_cmdid = WMI_CMD_UNSUPPORTED,
  1462. .vdev_ratemask_cmdid = WMI_CMD_UNSUPPORTED,
  1463. .qboost_cfg_cmdid = WMI_CMD_UNSUPPORTED,
  1464. .pdev_smart_ant_enable_cmdid = WMI_CMD_UNSUPPORTED,
  1465. .pdev_smart_ant_set_rx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  1466. .peer_smart_ant_set_tx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  1467. .peer_smart_ant_set_train_info_cmdid = WMI_CMD_UNSUPPORTED,
  1468. .peer_smart_ant_set_node_config_ops_cmdid = WMI_CMD_UNSUPPORTED,
  1469. .pdev_set_antenna_switch_table_cmdid = WMI_CMD_UNSUPPORTED,
  1470. .pdev_set_ctl_table_cmdid = WMI_CMD_UNSUPPORTED,
  1471. .pdev_set_mimogain_table_cmdid = WMI_CMD_UNSUPPORTED,
  1472. .pdev_ratepwr_table_cmdid = WMI_CMD_UNSUPPORTED,
  1473. .pdev_ratepwr_chainmsk_table_cmdid = WMI_CMD_UNSUPPORTED,
  1474. .pdev_fips_cmdid = WMI_CMD_UNSUPPORTED,
  1475. .tt_set_conf_cmdid = WMI_CMD_UNSUPPORTED,
  1476. .fwtest_cmdid = WMI_CMD_UNSUPPORTED,
  1477. .vdev_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  1478. .peer_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  1479. .pdev_get_ani_cck_config_cmdid = WMI_CMD_UNSUPPORTED,
  1480. .pdev_get_ani_ofdm_config_cmdid = WMI_CMD_UNSUPPORTED,
  1481. .pdev_reserve_ast_entry_cmdid = WMI_CMD_UNSUPPORTED,
  1482. .pdev_get_tpc_table_cmdid = WMI_CMD_UNSUPPORTED,
  1483. .radar_found_cmdid = WMI_CMD_UNSUPPORTED,
  1484. };
  1485. static struct wmi_pdev_param_map wmi_10_4_pdev_param_map = {
  1486. .tx_chain_mask = WMI_10_4_PDEV_PARAM_TX_CHAIN_MASK,
  1487. .rx_chain_mask = WMI_10_4_PDEV_PARAM_RX_CHAIN_MASK,
  1488. .txpower_limit2g = WMI_10_4_PDEV_PARAM_TXPOWER_LIMIT2G,
  1489. .txpower_limit5g = WMI_10_4_PDEV_PARAM_TXPOWER_LIMIT5G,
  1490. .txpower_scale = WMI_10_4_PDEV_PARAM_TXPOWER_SCALE,
  1491. .beacon_gen_mode = WMI_10_4_PDEV_PARAM_BEACON_GEN_MODE,
  1492. .beacon_tx_mode = WMI_10_4_PDEV_PARAM_BEACON_TX_MODE,
  1493. .resmgr_offchan_mode = WMI_10_4_PDEV_PARAM_RESMGR_OFFCHAN_MODE,
  1494. .protection_mode = WMI_10_4_PDEV_PARAM_PROTECTION_MODE,
  1495. .dynamic_bw = WMI_10_4_PDEV_PARAM_DYNAMIC_BW,
  1496. .non_agg_sw_retry_th = WMI_10_4_PDEV_PARAM_NON_AGG_SW_RETRY_TH,
  1497. .agg_sw_retry_th = WMI_10_4_PDEV_PARAM_AGG_SW_RETRY_TH,
  1498. .sta_kickout_th = WMI_10_4_PDEV_PARAM_STA_KICKOUT_TH,
  1499. .ac_aggrsize_scaling = WMI_10_4_PDEV_PARAM_AC_AGGRSIZE_SCALING,
  1500. .ltr_enable = WMI_10_4_PDEV_PARAM_LTR_ENABLE,
  1501. .ltr_ac_latency_be = WMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_BE,
  1502. .ltr_ac_latency_bk = WMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_BK,
  1503. .ltr_ac_latency_vi = WMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_VI,
  1504. .ltr_ac_latency_vo = WMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_VO,
  1505. .ltr_ac_latency_timeout = WMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,
  1506. .ltr_sleep_override = WMI_10_4_PDEV_PARAM_LTR_SLEEP_OVERRIDE,
  1507. .ltr_rx_override = WMI_10_4_PDEV_PARAM_LTR_RX_OVERRIDE,
  1508. .ltr_tx_activity_timeout = WMI_10_4_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,
  1509. .l1ss_enable = WMI_10_4_PDEV_PARAM_L1SS_ENABLE,
  1510. .dsleep_enable = WMI_10_4_PDEV_PARAM_DSLEEP_ENABLE,
  1511. .pcielp_txbuf_flush = WMI_10_4_PDEV_PARAM_PCIELP_TXBUF_FLUSH,
  1512. .pcielp_txbuf_watermark = WMI_10_4_PDEV_PARAM_PCIELP_TXBUF_WATERMARK,
  1513. .pcielp_txbuf_tmo_en = WMI_10_4_PDEV_PARAM_PCIELP_TXBUF_TMO_EN,
  1514. .pcielp_txbuf_tmo_value = WMI_10_4_PDEV_PARAM_PCIELP_TXBUF_TMO_VALUE,
  1515. .pdev_stats_update_period =
  1516. WMI_10_4_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,
  1517. .vdev_stats_update_period =
  1518. WMI_10_4_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,
  1519. .peer_stats_update_period =
  1520. WMI_10_4_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,
  1521. .bcnflt_stats_update_period =
  1522. WMI_10_4_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,
  1523. .pmf_qos = WMI_10_4_PDEV_PARAM_PMF_QOS,
  1524. .arp_ac_override = WMI_10_4_PDEV_PARAM_ARP_AC_OVERRIDE,
  1525. .dcs = WMI_10_4_PDEV_PARAM_DCS,
  1526. .ani_enable = WMI_10_4_PDEV_PARAM_ANI_ENABLE,
  1527. .ani_poll_period = WMI_10_4_PDEV_PARAM_ANI_POLL_PERIOD,
  1528. .ani_listen_period = WMI_10_4_PDEV_PARAM_ANI_LISTEN_PERIOD,
  1529. .ani_ofdm_level = WMI_10_4_PDEV_PARAM_ANI_OFDM_LEVEL,
  1530. .ani_cck_level = WMI_10_4_PDEV_PARAM_ANI_CCK_LEVEL,
  1531. .dyntxchain = WMI_10_4_PDEV_PARAM_DYNTXCHAIN,
  1532. .proxy_sta = WMI_10_4_PDEV_PARAM_PROXY_STA,
  1533. .idle_ps_config = WMI_10_4_PDEV_PARAM_IDLE_PS_CONFIG,
  1534. .power_gating_sleep = WMI_10_4_PDEV_PARAM_POWER_GATING_SLEEP,
  1535. .fast_channel_reset = WMI_10_4_PDEV_PARAM_FAST_CHANNEL_RESET,
  1536. .burst_dur = WMI_10_4_PDEV_PARAM_BURST_DUR,
  1537. .burst_enable = WMI_10_4_PDEV_PARAM_BURST_ENABLE,
  1538. .cal_period = WMI_10_4_PDEV_PARAM_CAL_PERIOD,
  1539. .aggr_burst = WMI_10_4_PDEV_PARAM_AGGR_BURST,
  1540. .rx_decap_mode = WMI_10_4_PDEV_PARAM_RX_DECAP_MODE,
  1541. .smart_antenna_default_antenna =
  1542. WMI_10_4_PDEV_PARAM_SMART_ANTENNA_DEFAULT_ANTENNA,
  1543. .igmpmld_override = WMI_10_4_PDEV_PARAM_IGMPMLD_OVERRIDE,
  1544. .igmpmld_tid = WMI_10_4_PDEV_PARAM_IGMPMLD_TID,
  1545. .antenna_gain = WMI_10_4_PDEV_PARAM_ANTENNA_GAIN,
  1546. .rx_filter = WMI_10_4_PDEV_PARAM_RX_FILTER,
  1547. .set_mcast_to_ucast_tid = WMI_10_4_PDEV_SET_MCAST_TO_UCAST_TID,
  1548. .proxy_sta_mode = WMI_10_4_PDEV_PARAM_PROXY_STA_MODE,
  1549. .set_mcast2ucast_mode = WMI_10_4_PDEV_PARAM_SET_MCAST2UCAST_MODE,
  1550. .set_mcast2ucast_buffer = WMI_10_4_PDEV_PARAM_SET_MCAST2UCAST_BUFFER,
  1551. .remove_mcast2ucast_buffer =
  1552. WMI_10_4_PDEV_PARAM_REMOVE_MCAST2UCAST_BUFFER,
  1553. .peer_sta_ps_statechg_enable =
  1554. WMI_10_4_PDEV_PEER_STA_PS_STATECHG_ENABLE,
  1555. .igmpmld_ac_override = WMI_10_4_PDEV_PARAM_IGMPMLD_AC_OVERRIDE,
  1556. .block_interbss = WMI_10_4_PDEV_PARAM_BLOCK_INTERBSS,
  1557. .set_disable_reset_cmdid = WMI_10_4_PDEV_PARAM_SET_DISABLE_RESET_CMDID,
  1558. .set_msdu_ttl_cmdid = WMI_10_4_PDEV_PARAM_SET_MSDU_TTL_CMDID,
  1559. .set_ppdu_duration_cmdid = WMI_10_4_PDEV_PARAM_SET_PPDU_DURATION_CMDID,
  1560. .txbf_sound_period_cmdid = WMI_10_4_PDEV_PARAM_TXBF_SOUND_PERIOD_CMDID,
  1561. .set_promisc_mode_cmdid = WMI_10_4_PDEV_PARAM_SET_PROMISC_MODE_CMDID,
  1562. .set_burst_mode_cmdid = WMI_10_4_PDEV_PARAM_SET_BURST_MODE_CMDID,
  1563. .en_stats = WMI_10_4_PDEV_PARAM_EN_STATS,
  1564. .mu_group_policy = WMI_10_4_PDEV_PARAM_MU_GROUP_POLICY,
  1565. .noise_detection = WMI_10_4_PDEV_PARAM_NOISE_DETECTION,
  1566. .noise_threshold = WMI_10_4_PDEV_PARAM_NOISE_THRESHOLD,
  1567. .dpd_enable = WMI_10_4_PDEV_PARAM_DPD_ENABLE,
  1568. .set_mcast_bcast_echo = WMI_10_4_PDEV_PARAM_SET_MCAST_BCAST_ECHO,
  1569. .atf_strict_sch = WMI_10_4_PDEV_PARAM_ATF_STRICT_SCH,
  1570. .atf_sched_duration = WMI_10_4_PDEV_PARAM_ATF_SCHED_DURATION,
  1571. .ant_plzn = WMI_10_4_PDEV_PARAM_ANT_PLZN,
  1572. .mgmt_retry_limit = WMI_10_4_PDEV_PARAM_MGMT_RETRY_LIMIT,
  1573. .sensitivity_level = WMI_10_4_PDEV_PARAM_SENSITIVITY_LEVEL,
  1574. .signed_txpower_2g = WMI_10_4_PDEV_PARAM_SIGNED_TXPOWER_2G,
  1575. .signed_txpower_5g = WMI_10_4_PDEV_PARAM_SIGNED_TXPOWER_5G,
  1576. .enable_per_tid_amsdu = WMI_10_4_PDEV_PARAM_ENABLE_PER_TID_AMSDU,
  1577. .enable_per_tid_ampdu = WMI_10_4_PDEV_PARAM_ENABLE_PER_TID_AMPDU,
  1578. .cca_threshold = WMI_10_4_PDEV_PARAM_CCA_THRESHOLD,
  1579. .rts_fixed_rate = WMI_10_4_PDEV_PARAM_RTS_FIXED_RATE,
  1580. .pdev_reset = WMI_10_4_PDEV_PARAM_PDEV_RESET,
  1581. .wapi_mbssid_offset = WMI_10_4_PDEV_PARAM_WAPI_MBSSID_OFFSET,
  1582. .arp_srcaddr = WMI_10_4_PDEV_PARAM_ARP_SRCADDR,
  1583. .arp_dstaddr = WMI_10_4_PDEV_PARAM_ARP_DSTADDR,
  1584. .enable_btcoex = WMI_10_4_PDEV_PARAM_ENABLE_BTCOEX,
  1585. };
  1586. static const struct wmi_peer_flags_map wmi_peer_flags_map = {
  1587. .auth = WMI_PEER_AUTH,
  1588. .qos = WMI_PEER_QOS,
  1589. .need_ptk_4_way = WMI_PEER_NEED_PTK_4_WAY,
  1590. .need_gtk_2_way = WMI_PEER_NEED_GTK_2_WAY,
  1591. .apsd = WMI_PEER_APSD,
  1592. .ht = WMI_PEER_HT,
  1593. .bw40 = WMI_PEER_40MHZ,
  1594. .stbc = WMI_PEER_STBC,
  1595. .ldbc = WMI_PEER_LDPC,
  1596. .dyn_mimops = WMI_PEER_DYN_MIMOPS,
  1597. .static_mimops = WMI_PEER_STATIC_MIMOPS,
  1598. .spatial_mux = WMI_PEER_SPATIAL_MUX,
  1599. .vht = WMI_PEER_VHT,
  1600. .bw80 = WMI_PEER_80MHZ,
  1601. .vht_2g = WMI_PEER_VHT_2G,
  1602. .pmf = WMI_PEER_PMF,
  1603. .bw160 = WMI_PEER_160MHZ,
  1604. };
  1605. static const struct wmi_peer_flags_map wmi_10x_peer_flags_map = {
  1606. .auth = WMI_10X_PEER_AUTH,
  1607. .qos = WMI_10X_PEER_QOS,
  1608. .need_ptk_4_way = WMI_10X_PEER_NEED_PTK_4_WAY,
  1609. .need_gtk_2_way = WMI_10X_PEER_NEED_GTK_2_WAY,
  1610. .apsd = WMI_10X_PEER_APSD,
  1611. .ht = WMI_10X_PEER_HT,
  1612. .bw40 = WMI_10X_PEER_40MHZ,
  1613. .stbc = WMI_10X_PEER_STBC,
  1614. .ldbc = WMI_10X_PEER_LDPC,
  1615. .dyn_mimops = WMI_10X_PEER_DYN_MIMOPS,
  1616. .static_mimops = WMI_10X_PEER_STATIC_MIMOPS,
  1617. .spatial_mux = WMI_10X_PEER_SPATIAL_MUX,
  1618. .vht = WMI_10X_PEER_VHT,
  1619. .bw80 = WMI_10X_PEER_80MHZ,
  1620. .bw160 = WMI_10X_PEER_160MHZ,
  1621. };
  1622. static const struct wmi_peer_flags_map wmi_10_2_peer_flags_map = {
  1623. .auth = WMI_10_2_PEER_AUTH,
  1624. .qos = WMI_10_2_PEER_QOS,
  1625. .need_ptk_4_way = WMI_10_2_PEER_NEED_PTK_4_WAY,
  1626. .need_gtk_2_way = WMI_10_2_PEER_NEED_GTK_2_WAY,
  1627. .apsd = WMI_10_2_PEER_APSD,
  1628. .ht = WMI_10_2_PEER_HT,
  1629. .bw40 = WMI_10_2_PEER_40MHZ,
  1630. .stbc = WMI_10_2_PEER_STBC,
  1631. .ldbc = WMI_10_2_PEER_LDPC,
  1632. .dyn_mimops = WMI_10_2_PEER_DYN_MIMOPS,
  1633. .static_mimops = WMI_10_2_PEER_STATIC_MIMOPS,
  1634. .spatial_mux = WMI_10_2_PEER_SPATIAL_MUX,
  1635. .vht = WMI_10_2_PEER_VHT,
  1636. .bw80 = WMI_10_2_PEER_80MHZ,
  1637. .vht_2g = WMI_10_2_PEER_VHT_2G,
  1638. .pmf = WMI_10_2_PEER_PMF,
  1639. .bw160 = WMI_10_2_PEER_160MHZ,
  1640. };
  1641. void ath10k_wmi_put_wmi_channel(struct wmi_channel *ch,
  1642. const struct wmi_channel_arg *arg)
  1643. {
  1644. u32 flags = 0;
  1645. memset(ch, 0, sizeof(*ch));
  1646. if (arg->passive)
  1647. flags |= WMI_CHAN_FLAG_PASSIVE;
  1648. if (arg->allow_ibss)
  1649. flags |= WMI_CHAN_FLAG_ADHOC_ALLOWED;
  1650. if (arg->allow_ht)
  1651. flags |= WMI_CHAN_FLAG_ALLOW_HT;
  1652. if (arg->allow_vht)
  1653. flags |= WMI_CHAN_FLAG_ALLOW_VHT;
  1654. if (arg->ht40plus)
  1655. flags |= WMI_CHAN_FLAG_HT40_PLUS;
  1656. if (arg->chan_radar)
  1657. flags |= WMI_CHAN_FLAG_DFS;
  1658. ch->mhz = __cpu_to_le32(arg->freq);
  1659. ch->band_center_freq1 = __cpu_to_le32(arg->band_center_freq1);
  1660. if (arg->mode == MODE_11AC_VHT80_80)
  1661. ch->band_center_freq2 = __cpu_to_le32(arg->band_center_freq2);
  1662. else
  1663. ch->band_center_freq2 = 0;
  1664. ch->min_power = arg->min_power;
  1665. ch->max_power = arg->max_power;
  1666. ch->reg_power = arg->max_reg_power;
  1667. ch->antenna_max = arg->max_antenna_gain;
  1668. ch->max_tx_power = arg->max_power;
  1669. /* mode & flags share storage */
  1670. ch->mode = arg->mode;
  1671. ch->flags |= __cpu_to_le32(flags);
  1672. }
  1673. int ath10k_wmi_wait_for_service_ready(struct ath10k *ar)
  1674. {
  1675. unsigned long time_left;
  1676. time_left = wait_for_completion_timeout(&ar->wmi.service_ready,
  1677. WMI_SERVICE_READY_TIMEOUT_HZ);
  1678. if (!time_left)
  1679. return -ETIMEDOUT;
  1680. return 0;
  1681. }
  1682. int ath10k_wmi_wait_for_unified_ready(struct ath10k *ar)
  1683. {
  1684. unsigned long time_left;
  1685. time_left = wait_for_completion_timeout(&ar->wmi.unified_ready,
  1686. WMI_UNIFIED_READY_TIMEOUT_HZ);
  1687. if (!time_left)
  1688. return -ETIMEDOUT;
  1689. return 0;
  1690. }
  1691. struct sk_buff *ath10k_wmi_alloc_skb(struct ath10k *ar, u32 len)
  1692. {
  1693. struct sk_buff *skb;
  1694. u32 round_len = roundup(len, 4);
  1695. skb = ath10k_htc_alloc_skb(ar, WMI_SKB_HEADROOM + round_len);
  1696. if (!skb)
  1697. return NULL;
  1698. skb_reserve(skb, WMI_SKB_HEADROOM);
  1699. if (!IS_ALIGNED((unsigned long)skb->data, 4))
  1700. ath10k_warn(ar, "Unaligned WMI skb\n");
  1701. skb_put(skb, round_len);
  1702. memset(skb->data, 0, round_len);
  1703. return skb;
  1704. }
  1705. static void ath10k_wmi_htc_tx_complete(struct ath10k *ar, struct sk_buff *skb)
  1706. {
  1707. dev_kfree_skb(skb);
  1708. }
  1709. int ath10k_wmi_cmd_send_nowait(struct ath10k *ar, struct sk_buff *skb,
  1710. u32 cmd_id)
  1711. {
  1712. struct ath10k_skb_cb *skb_cb = ATH10K_SKB_CB(skb);
  1713. struct wmi_cmd_hdr *cmd_hdr;
  1714. int ret;
  1715. u32 cmd = 0;
  1716. if (skb_push(skb, sizeof(struct wmi_cmd_hdr)) == NULL)
  1717. return -ENOMEM;
  1718. cmd |= SM(cmd_id, WMI_CMD_HDR_CMD_ID);
  1719. cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
  1720. cmd_hdr->cmd_id = __cpu_to_le32(cmd);
  1721. memset(skb_cb, 0, sizeof(*skb_cb));
  1722. trace_ath10k_wmi_cmd(ar, cmd_id, skb->data, skb->len);
  1723. ret = ath10k_htc_send(&ar->htc, ar->wmi.eid, skb);
  1724. if (ret)
  1725. goto err_pull;
  1726. return 0;
  1727. err_pull:
  1728. skb_pull(skb, sizeof(struct wmi_cmd_hdr));
  1729. return ret;
  1730. }
  1731. static void ath10k_wmi_tx_beacon_nowait(struct ath10k_vif *arvif)
  1732. {
  1733. struct ath10k *ar = arvif->ar;
  1734. struct ath10k_skb_cb *cb;
  1735. struct sk_buff *bcn;
  1736. bool dtim_zero;
  1737. bool deliver_cab;
  1738. int ret;
  1739. spin_lock_bh(&ar->data_lock);
  1740. bcn = arvif->beacon;
  1741. if (!bcn)
  1742. goto unlock;
  1743. cb = ATH10K_SKB_CB(bcn);
  1744. switch (arvif->beacon_state) {
  1745. case ATH10K_BEACON_SENDING:
  1746. case ATH10K_BEACON_SENT:
  1747. break;
  1748. case ATH10K_BEACON_SCHEDULED:
  1749. arvif->beacon_state = ATH10K_BEACON_SENDING;
  1750. spin_unlock_bh(&ar->data_lock);
  1751. dtim_zero = !!(cb->flags & ATH10K_SKB_F_DTIM_ZERO);
  1752. deliver_cab = !!(cb->flags & ATH10K_SKB_F_DELIVER_CAB);
  1753. ret = ath10k_wmi_beacon_send_ref_nowait(arvif->ar,
  1754. arvif->vdev_id,
  1755. bcn->data, bcn->len,
  1756. cb->paddr,
  1757. dtim_zero,
  1758. deliver_cab);
  1759. spin_lock_bh(&ar->data_lock);
  1760. if (ret == 0)
  1761. arvif->beacon_state = ATH10K_BEACON_SENT;
  1762. else
  1763. arvif->beacon_state = ATH10K_BEACON_SCHEDULED;
  1764. }
  1765. unlock:
  1766. spin_unlock_bh(&ar->data_lock);
  1767. }
  1768. static void ath10k_wmi_tx_beacons_iter(void *data, u8 *mac,
  1769. struct ieee80211_vif *vif)
  1770. {
  1771. struct ath10k_vif *arvif = (void *)vif->drv_priv;
  1772. ath10k_wmi_tx_beacon_nowait(arvif);
  1773. }
  1774. static void ath10k_wmi_tx_beacons_nowait(struct ath10k *ar)
  1775. {
  1776. ieee80211_iterate_active_interfaces_atomic(ar->hw,
  1777. IEEE80211_IFACE_ITER_NORMAL,
  1778. ath10k_wmi_tx_beacons_iter,
  1779. NULL);
  1780. }
  1781. static void ath10k_wmi_op_ep_tx_credits(struct ath10k *ar)
  1782. {
  1783. /* try to send pending beacons first. they take priority */
  1784. ath10k_wmi_tx_beacons_nowait(ar);
  1785. wake_up(&ar->wmi.tx_credits_wq);
  1786. }
  1787. int ath10k_wmi_cmd_send(struct ath10k *ar, struct sk_buff *skb, u32 cmd_id)
  1788. {
  1789. int ret = -EOPNOTSUPP;
  1790. might_sleep();
  1791. if (cmd_id == WMI_CMD_UNSUPPORTED) {
  1792. ath10k_warn(ar, "wmi command %d is not supported by firmware\n",
  1793. cmd_id);
  1794. return ret;
  1795. }
  1796. wait_event_timeout(ar->wmi.tx_credits_wq, ({
  1797. /* try to send pending beacons first. they take priority */
  1798. ath10k_wmi_tx_beacons_nowait(ar);
  1799. ret = ath10k_wmi_cmd_send_nowait(ar, skb, cmd_id);
  1800. if (ret && test_bit(ATH10K_FLAG_CRASH_FLUSH, &ar->dev_flags))
  1801. ret = -ESHUTDOWN;
  1802. (ret != -EAGAIN);
  1803. }), 3 * HZ);
  1804. if (ret)
  1805. dev_kfree_skb_any(skb);
  1806. return ret;
  1807. }
  1808. static struct sk_buff *
  1809. ath10k_wmi_op_gen_mgmt_tx(struct ath10k *ar, struct sk_buff *msdu)
  1810. {
  1811. struct ath10k_skb_cb *cb = ATH10K_SKB_CB(msdu);
  1812. struct ath10k_vif *arvif;
  1813. struct wmi_mgmt_tx_cmd *cmd;
  1814. struct ieee80211_hdr *hdr;
  1815. struct sk_buff *skb;
  1816. int len;
  1817. u32 vdev_id;
  1818. u32 buf_len = msdu->len;
  1819. u16 fc;
  1820. hdr = (struct ieee80211_hdr *)msdu->data;
  1821. fc = le16_to_cpu(hdr->frame_control);
  1822. if (cb->vif) {
  1823. arvif = (void *)cb->vif->drv_priv;
  1824. vdev_id = arvif->vdev_id;
  1825. } else {
  1826. vdev_id = 0;
  1827. }
  1828. if (WARN_ON_ONCE(!ieee80211_is_mgmt(hdr->frame_control)))
  1829. return ERR_PTR(-EINVAL);
  1830. len = sizeof(cmd->hdr) + msdu->len;
  1831. if ((ieee80211_is_action(hdr->frame_control) ||
  1832. ieee80211_is_deauth(hdr->frame_control) ||
  1833. ieee80211_is_disassoc(hdr->frame_control)) &&
  1834. ieee80211_has_protected(hdr->frame_control)) {
  1835. len += IEEE80211_CCMP_MIC_LEN;
  1836. buf_len += IEEE80211_CCMP_MIC_LEN;
  1837. }
  1838. len = round_up(len, 4);
  1839. skb = ath10k_wmi_alloc_skb(ar, len);
  1840. if (!skb)
  1841. return ERR_PTR(-ENOMEM);
  1842. cmd = (struct wmi_mgmt_tx_cmd *)skb->data;
  1843. cmd->hdr.vdev_id = __cpu_to_le32(vdev_id);
  1844. cmd->hdr.tx_rate = 0;
  1845. cmd->hdr.tx_power = 0;
  1846. cmd->hdr.buf_len = __cpu_to_le32(buf_len);
  1847. ether_addr_copy(cmd->hdr.peer_macaddr.addr, ieee80211_get_DA(hdr));
  1848. memcpy(cmd->buf, msdu->data, msdu->len);
  1849. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi mgmt tx skb %pK len %d ftype %02x stype %02x\n",
  1850. msdu, skb->len, fc & IEEE80211_FCTL_FTYPE,
  1851. fc & IEEE80211_FCTL_STYPE);
  1852. trace_ath10k_tx_hdr(ar, skb->data, skb->len);
  1853. trace_ath10k_tx_payload(ar, skb->data, skb->len);
  1854. return skb;
  1855. }
  1856. static void ath10k_wmi_event_scan_started(struct ath10k *ar)
  1857. {
  1858. lockdep_assert_held(&ar->data_lock);
  1859. switch (ar->scan.state) {
  1860. case ATH10K_SCAN_IDLE:
  1861. case ATH10K_SCAN_RUNNING:
  1862. case ATH10K_SCAN_ABORTING:
  1863. ath10k_warn(ar, "received scan started event in an invalid scan state: %s (%d)\n",
  1864. ath10k_scan_state_str(ar->scan.state),
  1865. ar->scan.state);
  1866. break;
  1867. case ATH10K_SCAN_STARTING:
  1868. ar->scan.state = ATH10K_SCAN_RUNNING;
  1869. if (ar->scan.is_roc)
  1870. ieee80211_ready_on_channel(ar->hw);
  1871. complete(&ar->scan.started);
  1872. break;
  1873. }
  1874. }
  1875. static void ath10k_wmi_event_scan_start_failed(struct ath10k *ar)
  1876. {
  1877. lockdep_assert_held(&ar->data_lock);
  1878. switch (ar->scan.state) {
  1879. case ATH10K_SCAN_IDLE:
  1880. case ATH10K_SCAN_RUNNING:
  1881. case ATH10K_SCAN_ABORTING:
  1882. ath10k_warn(ar, "received scan start failed event in an invalid scan state: %s (%d)\n",
  1883. ath10k_scan_state_str(ar->scan.state),
  1884. ar->scan.state);
  1885. break;
  1886. case ATH10K_SCAN_STARTING:
  1887. complete(&ar->scan.started);
  1888. __ath10k_scan_finish(ar);
  1889. break;
  1890. }
  1891. }
  1892. static void ath10k_wmi_event_scan_completed(struct ath10k *ar)
  1893. {
  1894. lockdep_assert_held(&ar->data_lock);
  1895. switch (ar->scan.state) {
  1896. case ATH10K_SCAN_IDLE:
  1897. case ATH10K_SCAN_STARTING:
  1898. /* One suspected reason scan can be completed while starting is
  1899. * if firmware fails to deliver all scan events to the host,
  1900. * e.g. when transport pipe is full. This has been observed
  1901. * with spectral scan phyerr events starving wmi transport
  1902. * pipe. In such case the "scan completed" event should be (and
  1903. * is) ignored by the host as it may be just firmware's scan
  1904. * state machine recovering.
  1905. */
  1906. ath10k_warn(ar, "received scan completed event in an invalid scan state: %s (%d)\n",
  1907. ath10k_scan_state_str(ar->scan.state),
  1908. ar->scan.state);
  1909. break;
  1910. case ATH10K_SCAN_RUNNING:
  1911. case ATH10K_SCAN_ABORTING:
  1912. __ath10k_scan_finish(ar);
  1913. break;
  1914. }
  1915. }
  1916. static void ath10k_wmi_event_scan_bss_chan(struct ath10k *ar)
  1917. {
  1918. lockdep_assert_held(&ar->data_lock);
  1919. switch (ar->scan.state) {
  1920. case ATH10K_SCAN_IDLE:
  1921. case ATH10K_SCAN_STARTING:
  1922. ath10k_warn(ar, "received scan bss chan event in an invalid scan state: %s (%d)\n",
  1923. ath10k_scan_state_str(ar->scan.state),
  1924. ar->scan.state);
  1925. break;
  1926. case ATH10K_SCAN_RUNNING:
  1927. case ATH10K_SCAN_ABORTING:
  1928. ar->scan_channel = NULL;
  1929. break;
  1930. }
  1931. }
  1932. static void ath10k_wmi_event_scan_foreign_chan(struct ath10k *ar, u32 freq)
  1933. {
  1934. lockdep_assert_held(&ar->data_lock);
  1935. switch (ar->scan.state) {
  1936. case ATH10K_SCAN_IDLE:
  1937. case ATH10K_SCAN_STARTING:
  1938. ath10k_warn(ar, "received scan foreign chan event in an invalid scan state: %s (%d)\n",
  1939. ath10k_scan_state_str(ar->scan.state),
  1940. ar->scan.state);
  1941. break;
  1942. case ATH10K_SCAN_RUNNING:
  1943. case ATH10K_SCAN_ABORTING:
  1944. ar->scan_channel = ieee80211_get_channel(ar->hw->wiphy, freq);
  1945. if (ar->scan.is_roc && ar->scan.roc_freq == freq)
  1946. complete(&ar->scan.on_channel);
  1947. break;
  1948. }
  1949. }
  1950. static const char *
  1951. ath10k_wmi_event_scan_type_str(enum wmi_scan_event_type type,
  1952. enum wmi_scan_completion_reason reason)
  1953. {
  1954. switch (type) {
  1955. case WMI_SCAN_EVENT_STARTED:
  1956. return "started";
  1957. case WMI_SCAN_EVENT_COMPLETED:
  1958. switch (reason) {
  1959. case WMI_SCAN_REASON_COMPLETED:
  1960. return "completed";
  1961. case WMI_SCAN_REASON_CANCELLED:
  1962. return "completed [cancelled]";
  1963. case WMI_SCAN_REASON_PREEMPTED:
  1964. return "completed [preempted]";
  1965. case WMI_SCAN_REASON_TIMEDOUT:
  1966. return "completed [timedout]";
  1967. case WMI_SCAN_REASON_INTERNAL_FAILURE:
  1968. return "completed [internal err]";
  1969. case WMI_SCAN_REASON_MAX:
  1970. break;
  1971. }
  1972. return "completed [unknown]";
  1973. case WMI_SCAN_EVENT_BSS_CHANNEL:
  1974. return "bss channel";
  1975. case WMI_SCAN_EVENT_FOREIGN_CHANNEL:
  1976. return "foreign channel";
  1977. case WMI_SCAN_EVENT_DEQUEUED:
  1978. return "dequeued";
  1979. case WMI_SCAN_EVENT_PREEMPTED:
  1980. return "preempted";
  1981. case WMI_SCAN_EVENT_START_FAILED:
  1982. return "start failed";
  1983. case WMI_SCAN_EVENT_RESTARTED:
  1984. return "restarted";
  1985. case WMI_SCAN_EVENT_FOREIGN_CHANNEL_EXIT:
  1986. return "foreign channel exit";
  1987. default:
  1988. return "unknown";
  1989. }
  1990. }
  1991. static int ath10k_wmi_op_pull_scan_ev(struct ath10k *ar, struct sk_buff *skb,
  1992. struct wmi_scan_ev_arg *arg)
  1993. {
  1994. struct wmi_scan_event *ev = (void *)skb->data;
  1995. if (skb->len < sizeof(*ev))
  1996. return -EPROTO;
  1997. skb_pull(skb, sizeof(*ev));
  1998. arg->event_type = ev->event_type;
  1999. arg->reason = ev->reason;
  2000. arg->channel_freq = ev->channel_freq;
  2001. arg->scan_req_id = ev->scan_req_id;
  2002. arg->scan_id = ev->scan_id;
  2003. arg->vdev_id = ev->vdev_id;
  2004. return 0;
  2005. }
  2006. int ath10k_wmi_event_scan(struct ath10k *ar, struct sk_buff *skb)
  2007. {
  2008. struct wmi_scan_ev_arg arg = {};
  2009. enum wmi_scan_event_type event_type;
  2010. enum wmi_scan_completion_reason reason;
  2011. u32 freq;
  2012. u32 req_id;
  2013. u32 scan_id;
  2014. u32 vdev_id;
  2015. int ret;
  2016. ret = ath10k_wmi_pull_scan(ar, skb, &arg);
  2017. if (ret) {
  2018. ath10k_warn(ar, "failed to parse scan event: %d\n", ret);
  2019. return ret;
  2020. }
  2021. event_type = __le32_to_cpu(arg.event_type);
  2022. reason = __le32_to_cpu(arg.reason);
  2023. freq = __le32_to_cpu(arg.channel_freq);
  2024. req_id = __le32_to_cpu(arg.scan_req_id);
  2025. scan_id = __le32_to_cpu(arg.scan_id);
  2026. vdev_id = __le32_to_cpu(arg.vdev_id);
  2027. spin_lock_bh(&ar->data_lock);
  2028. ath10k_dbg(ar, ATH10K_DBG_WMI,
  2029. "scan event %s type %d reason %d freq %d req_id %d scan_id %d vdev_id %d state %s (%d)\n",
  2030. ath10k_wmi_event_scan_type_str(event_type, reason),
  2031. event_type, reason, freq, req_id, scan_id, vdev_id,
  2032. ath10k_scan_state_str(ar->scan.state), ar->scan.state);
  2033. switch (event_type) {
  2034. case WMI_SCAN_EVENT_STARTED:
  2035. ath10k_wmi_event_scan_started(ar);
  2036. break;
  2037. case WMI_SCAN_EVENT_COMPLETED:
  2038. ath10k_wmi_event_scan_completed(ar);
  2039. break;
  2040. case WMI_SCAN_EVENT_BSS_CHANNEL:
  2041. ath10k_wmi_event_scan_bss_chan(ar);
  2042. break;
  2043. case WMI_SCAN_EVENT_FOREIGN_CHANNEL:
  2044. ath10k_wmi_event_scan_foreign_chan(ar, freq);
  2045. break;
  2046. case WMI_SCAN_EVENT_START_FAILED:
  2047. ath10k_warn(ar, "received scan start failure event\n");
  2048. ath10k_wmi_event_scan_start_failed(ar);
  2049. break;
  2050. case WMI_SCAN_EVENT_DEQUEUED:
  2051. case WMI_SCAN_EVENT_PREEMPTED:
  2052. case WMI_SCAN_EVENT_RESTARTED:
  2053. case WMI_SCAN_EVENT_FOREIGN_CHANNEL_EXIT:
  2054. default:
  2055. break;
  2056. }
  2057. spin_unlock_bh(&ar->data_lock);
  2058. return 0;
  2059. }
  2060. /* If keys are configured, HW decrypts all frames
  2061. * with protected bit set. Mark such frames as decrypted.
  2062. */
  2063. static void ath10k_wmi_handle_wep_reauth(struct ath10k *ar,
  2064. struct sk_buff *skb,
  2065. struct ieee80211_rx_status *status)
  2066. {
  2067. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  2068. unsigned int hdrlen;
  2069. bool peer_key;
  2070. u8 *addr, keyidx;
  2071. if (!ieee80211_is_auth(hdr->frame_control) ||
  2072. !ieee80211_has_protected(hdr->frame_control))
  2073. return;
  2074. hdrlen = ieee80211_hdrlen(hdr->frame_control);
  2075. if (skb->len < (hdrlen + IEEE80211_WEP_IV_LEN))
  2076. return;
  2077. keyidx = skb->data[hdrlen + (IEEE80211_WEP_IV_LEN - 1)] >> WEP_KEYID_SHIFT;
  2078. addr = ieee80211_get_SA(hdr);
  2079. spin_lock_bh(&ar->data_lock);
  2080. peer_key = ath10k_mac_is_peer_wep_key_set(ar, addr, keyidx);
  2081. spin_unlock_bh(&ar->data_lock);
  2082. if (peer_key) {
  2083. ath10k_dbg(ar, ATH10K_DBG_MAC,
  2084. "mac wep key present for peer %pM\n", addr);
  2085. status->flag |= RX_FLAG_DECRYPTED;
  2086. }
  2087. }
  2088. static int ath10k_wmi_op_pull_mgmt_rx_ev(struct ath10k *ar, struct sk_buff *skb,
  2089. struct wmi_mgmt_rx_ev_arg *arg)
  2090. {
  2091. struct wmi_mgmt_rx_event_v1 *ev_v1;
  2092. struct wmi_mgmt_rx_event_v2 *ev_v2;
  2093. struct wmi_mgmt_rx_hdr_v1 *ev_hdr;
  2094. struct wmi_mgmt_rx_ext_info *ext_info;
  2095. size_t pull_len;
  2096. u32 msdu_len;
  2097. u32 len;
  2098. if (test_bit(ATH10K_FW_FEATURE_EXT_WMI_MGMT_RX,
  2099. ar->running_fw->fw_file.fw_features)) {
  2100. ev_v2 = (struct wmi_mgmt_rx_event_v2 *)skb->data;
  2101. ev_hdr = &ev_v2->hdr.v1;
  2102. pull_len = sizeof(*ev_v2);
  2103. } else {
  2104. ev_v1 = (struct wmi_mgmt_rx_event_v1 *)skb->data;
  2105. ev_hdr = &ev_v1->hdr;
  2106. pull_len = sizeof(*ev_v1);
  2107. }
  2108. if (skb->len < pull_len)
  2109. return -EPROTO;
  2110. skb_pull(skb, pull_len);
  2111. arg->channel = ev_hdr->channel;
  2112. arg->buf_len = ev_hdr->buf_len;
  2113. arg->status = ev_hdr->status;
  2114. arg->snr = ev_hdr->snr;
  2115. arg->phy_mode = ev_hdr->phy_mode;
  2116. arg->rate = ev_hdr->rate;
  2117. msdu_len = __le32_to_cpu(arg->buf_len);
  2118. if (skb->len < msdu_len)
  2119. return -EPROTO;
  2120. if (le32_to_cpu(arg->status) & WMI_RX_STATUS_EXT_INFO) {
  2121. len = ALIGN(le32_to_cpu(arg->buf_len), 4);
  2122. ext_info = (struct wmi_mgmt_rx_ext_info *)(skb->data + len);
  2123. memcpy(&arg->ext_info, ext_info,
  2124. sizeof(struct wmi_mgmt_rx_ext_info));
  2125. }
  2126. /* the WMI buffer might've ended up being padded to 4 bytes due to HTC
  2127. * trailer with credit update. Trim the excess garbage.
  2128. */
  2129. skb_trim(skb, msdu_len);
  2130. return 0;
  2131. }
  2132. static int ath10k_wmi_10_4_op_pull_mgmt_rx_ev(struct ath10k *ar,
  2133. struct sk_buff *skb,
  2134. struct wmi_mgmt_rx_ev_arg *arg)
  2135. {
  2136. struct wmi_10_4_mgmt_rx_event *ev;
  2137. struct wmi_10_4_mgmt_rx_hdr *ev_hdr;
  2138. size_t pull_len;
  2139. u32 msdu_len;
  2140. struct wmi_mgmt_rx_ext_info *ext_info;
  2141. u32 len;
  2142. ev = (struct wmi_10_4_mgmt_rx_event *)skb->data;
  2143. ev_hdr = &ev->hdr;
  2144. pull_len = sizeof(*ev);
  2145. if (skb->len < pull_len)
  2146. return -EPROTO;
  2147. skb_pull(skb, pull_len);
  2148. arg->channel = ev_hdr->channel;
  2149. arg->buf_len = ev_hdr->buf_len;
  2150. arg->status = ev_hdr->status;
  2151. arg->snr = ev_hdr->snr;
  2152. arg->phy_mode = ev_hdr->phy_mode;
  2153. arg->rate = ev_hdr->rate;
  2154. msdu_len = __le32_to_cpu(arg->buf_len);
  2155. if (skb->len < msdu_len)
  2156. return -EPROTO;
  2157. if (le32_to_cpu(arg->status) & WMI_RX_STATUS_EXT_INFO) {
  2158. len = ALIGN(le32_to_cpu(arg->buf_len), 4);
  2159. ext_info = (struct wmi_mgmt_rx_ext_info *)(skb->data + len);
  2160. memcpy(&arg->ext_info, ext_info,
  2161. sizeof(struct wmi_mgmt_rx_ext_info));
  2162. }
  2163. /* Make sure bytes added for padding are removed. */
  2164. skb_trim(skb, msdu_len);
  2165. return 0;
  2166. }
  2167. static bool ath10k_wmi_rx_is_decrypted(struct ath10k *ar,
  2168. struct ieee80211_hdr *hdr)
  2169. {
  2170. if (!ieee80211_has_protected(hdr->frame_control))
  2171. return false;
  2172. /* FW delivers WEP Shared Auth frame with Protected Bit set and
  2173. * encrypted payload. However in case of PMF it delivers decrypted
  2174. * frames with Protected Bit set.
  2175. */
  2176. if (ieee80211_is_auth(hdr->frame_control))
  2177. return false;
  2178. /* qca99x0 based FW delivers broadcast or multicast management frames
  2179. * (ex: group privacy action frames in mesh) as encrypted payload.
  2180. */
  2181. if (is_multicast_ether_addr(ieee80211_get_DA(hdr)) &&
  2182. ar->hw_params.sw_decrypt_mcast_mgmt)
  2183. return false;
  2184. return true;
  2185. }
  2186. int ath10k_wmi_event_mgmt_rx(struct ath10k *ar, struct sk_buff *skb)
  2187. {
  2188. struct wmi_mgmt_rx_ev_arg arg = {};
  2189. struct ieee80211_rx_status *status = IEEE80211_SKB_RXCB(skb);
  2190. struct ieee80211_hdr *hdr;
  2191. struct ieee80211_supported_band *sband;
  2192. u32 rx_status;
  2193. u32 channel;
  2194. u32 phy_mode;
  2195. u32 snr;
  2196. u32 rate;
  2197. u16 fc;
  2198. int ret;
  2199. ret = ath10k_wmi_pull_mgmt_rx(ar, skb, &arg);
  2200. if (ret) {
  2201. ath10k_warn(ar, "failed to parse mgmt rx event: %d\n", ret);
  2202. dev_kfree_skb(skb);
  2203. return ret;
  2204. }
  2205. channel = __le32_to_cpu(arg.channel);
  2206. rx_status = __le32_to_cpu(arg.status);
  2207. snr = __le32_to_cpu(arg.snr);
  2208. phy_mode = __le32_to_cpu(arg.phy_mode);
  2209. rate = __le32_to_cpu(arg.rate);
  2210. memset(status, 0, sizeof(*status));
  2211. ath10k_dbg(ar, ATH10K_DBG_MGMT,
  2212. "event mgmt rx status %08x\n", rx_status);
  2213. if ((test_bit(ATH10K_CAC_RUNNING, &ar->dev_flags)) ||
  2214. (rx_status & (WMI_RX_STATUS_ERR_DECRYPT |
  2215. WMI_RX_STATUS_ERR_KEY_CACHE_MISS | WMI_RX_STATUS_ERR_CRC))) {
  2216. dev_kfree_skb(skb);
  2217. return 0;
  2218. }
  2219. if (rx_status & WMI_RX_STATUS_ERR_MIC)
  2220. status->flag |= RX_FLAG_MMIC_ERROR;
  2221. if (rx_status & WMI_RX_STATUS_EXT_INFO) {
  2222. status->mactime =
  2223. __le64_to_cpu(arg.ext_info.rx_mac_timestamp);
  2224. status->flag |= RX_FLAG_MACTIME_END;
  2225. }
  2226. /* Hardware can Rx CCK rates on 5GHz. In that case phy_mode is set to
  2227. * MODE_11B. This means phy_mode is not a reliable source for the band
  2228. * of mgmt rx.
  2229. */
  2230. if (channel >= 1 && channel <= 14) {
  2231. status->band = NL80211_BAND_2GHZ;
  2232. } else if (channel >= 36 && channel <= 169) {
  2233. status->band = NL80211_BAND_5GHZ;
  2234. } else {
  2235. /* Shouldn't happen unless list of advertised channels to
  2236. * mac80211 has been changed.
  2237. */
  2238. WARN_ON_ONCE(1);
  2239. dev_kfree_skb(skb);
  2240. return 0;
  2241. }
  2242. if (phy_mode == MODE_11B && status->band == NL80211_BAND_5GHZ)
  2243. ath10k_dbg(ar, ATH10K_DBG_MGMT, "wmi mgmt rx 11b (CCK) on 5GHz\n");
  2244. sband = &ar->mac.sbands[status->band];
  2245. status->freq = ieee80211_channel_to_frequency(channel, status->band);
  2246. status->signal = snr + ATH10K_DEFAULT_NOISE_FLOOR;
  2247. status->rate_idx = ath10k_mac_bitrate_to_idx(sband, rate / 100);
  2248. hdr = (struct ieee80211_hdr *)skb->data;
  2249. fc = le16_to_cpu(hdr->frame_control);
  2250. /* Firmware is guaranteed to report all essential management frames via
  2251. * WMI while it can deliver some extra via HTT. Since there can be
  2252. * duplicates split the reporting wrt monitor/sniffing.
  2253. */
  2254. status->flag |= RX_FLAG_SKIP_MONITOR;
  2255. ath10k_wmi_handle_wep_reauth(ar, skb, status);
  2256. if (ath10k_wmi_rx_is_decrypted(ar, hdr)) {
  2257. status->flag |= RX_FLAG_DECRYPTED;
  2258. if (!ieee80211_is_action(hdr->frame_control) &&
  2259. !ieee80211_is_deauth(hdr->frame_control) &&
  2260. !ieee80211_is_disassoc(hdr->frame_control)) {
  2261. status->flag |= RX_FLAG_IV_STRIPPED |
  2262. RX_FLAG_MMIC_STRIPPED;
  2263. hdr->frame_control = __cpu_to_le16(fc &
  2264. ~IEEE80211_FCTL_PROTECTED);
  2265. }
  2266. }
  2267. if (ieee80211_is_beacon(hdr->frame_control))
  2268. ath10k_mac_handle_beacon(ar, skb);
  2269. ath10k_dbg(ar, ATH10K_DBG_MGMT,
  2270. "event mgmt rx skb %pK len %d ftype %02x stype %02x\n",
  2271. skb, skb->len,
  2272. fc & IEEE80211_FCTL_FTYPE, fc & IEEE80211_FCTL_STYPE);
  2273. ath10k_dbg(ar, ATH10K_DBG_MGMT,
  2274. "event mgmt rx freq %d band %d snr %d, rate_idx %d\n",
  2275. status->freq, status->band, status->signal,
  2276. status->rate_idx);
  2277. ieee80211_rx(ar->hw, skb);
  2278. return 0;
  2279. }
  2280. static int freq_to_idx(struct ath10k *ar, int freq)
  2281. {
  2282. struct ieee80211_supported_band *sband;
  2283. int band, ch, idx = 0;
  2284. for (band = NL80211_BAND_2GHZ; band < NUM_NL80211_BANDS; band++) {
  2285. sband = ar->hw->wiphy->bands[band];
  2286. if (!sband)
  2287. continue;
  2288. for (ch = 0; ch < sband->n_channels; ch++, idx++)
  2289. if (sband->channels[ch].center_freq == freq)
  2290. goto exit;
  2291. }
  2292. exit:
  2293. return idx;
  2294. }
  2295. static int ath10k_wmi_op_pull_ch_info_ev(struct ath10k *ar, struct sk_buff *skb,
  2296. struct wmi_ch_info_ev_arg *arg)
  2297. {
  2298. struct wmi_chan_info_event *ev = (void *)skb->data;
  2299. if (skb->len < sizeof(*ev))
  2300. return -EPROTO;
  2301. skb_pull(skb, sizeof(*ev));
  2302. arg->err_code = ev->err_code;
  2303. arg->freq = ev->freq;
  2304. arg->cmd_flags = ev->cmd_flags;
  2305. arg->noise_floor = ev->noise_floor;
  2306. arg->rx_clear_count = ev->rx_clear_count;
  2307. arg->cycle_count = ev->cycle_count;
  2308. return 0;
  2309. }
  2310. static int ath10k_wmi_10_4_op_pull_ch_info_ev(struct ath10k *ar,
  2311. struct sk_buff *skb,
  2312. struct wmi_ch_info_ev_arg *arg)
  2313. {
  2314. struct wmi_10_4_chan_info_event *ev = (void *)skb->data;
  2315. if (skb->len < sizeof(*ev))
  2316. return -EPROTO;
  2317. skb_pull(skb, sizeof(*ev));
  2318. arg->err_code = ev->err_code;
  2319. arg->freq = ev->freq;
  2320. arg->cmd_flags = ev->cmd_flags;
  2321. arg->noise_floor = ev->noise_floor;
  2322. arg->rx_clear_count = ev->rx_clear_count;
  2323. arg->cycle_count = ev->cycle_count;
  2324. arg->chan_tx_pwr_range = ev->chan_tx_pwr_range;
  2325. arg->chan_tx_pwr_tp = ev->chan_tx_pwr_tp;
  2326. arg->rx_frame_count = ev->rx_frame_count;
  2327. return 0;
  2328. }
  2329. void ath10k_wmi_event_chan_info(struct ath10k *ar, struct sk_buff *skb)
  2330. {
  2331. struct wmi_ch_info_ev_arg arg = {};
  2332. struct survey_info *survey;
  2333. u32 err_code, freq, cmd_flags, noise_floor, rx_clear_count, cycle_count;
  2334. int idx, ret;
  2335. ret = ath10k_wmi_pull_ch_info(ar, skb, &arg);
  2336. if (ret) {
  2337. ath10k_warn(ar, "failed to parse chan info event: %d\n", ret);
  2338. return;
  2339. }
  2340. err_code = __le32_to_cpu(arg.err_code);
  2341. freq = __le32_to_cpu(arg.freq);
  2342. cmd_flags = __le32_to_cpu(arg.cmd_flags);
  2343. noise_floor = __le32_to_cpu(arg.noise_floor);
  2344. rx_clear_count = __le32_to_cpu(arg.rx_clear_count);
  2345. cycle_count = __le32_to_cpu(arg.cycle_count);
  2346. ath10k_dbg(ar, ATH10K_DBG_WMI,
  2347. "chan info err_code %d freq %d cmd_flags %d noise_floor %d rx_clear_count %d cycle_count %d\n",
  2348. err_code, freq, cmd_flags, noise_floor, rx_clear_count,
  2349. cycle_count);
  2350. spin_lock_bh(&ar->data_lock);
  2351. switch (ar->scan.state) {
  2352. case ATH10K_SCAN_IDLE:
  2353. case ATH10K_SCAN_STARTING:
  2354. ath10k_warn(ar, "received chan info event without a scan request, ignoring\n");
  2355. goto exit;
  2356. case ATH10K_SCAN_RUNNING:
  2357. case ATH10K_SCAN_ABORTING:
  2358. break;
  2359. }
  2360. idx = freq_to_idx(ar, freq);
  2361. if (idx >= ARRAY_SIZE(ar->survey)) {
  2362. ath10k_warn(ar, "chan info: invalid frequency %d (idx %d out of bounds)\n",
  2363. freq, idx);
  2364. goto exit;
  2365. }
  2366. if (cmd_flags & WMI_CHAN_INFO_FLAG_COMPLETE) {
  2367. if (ar->ch_info_can_report_survey) {
  2368. survey = &ar->survey[idx];
  2369. survey->noise = noise_floor;
  2370. survey->filled = SURVEY_INFO_NOISE_DBM;
  2371. ath10k_hw_fill_survey_time(ar,
  2372. survey,
  2373. cycle_count,
  2374. rx_clear_count,
  2375. ar->survey_last_cycle_count,
  2376. ar->survey_last_rx_clear_count);
  2377. }
  2378. ar->ch_info_can_report_survey = false;
  2379. } else {
  2380. ar->ch_info_can_report_survey = true;
  2381. }
  2382. if (!(cmd_flags & WMI_CHAN_INFO_FLAG_PRE_COMPLETE)) {
  2383. ar->survey_last_rx_clear_count = rx_clear_count;
  2384. ar->survey_last_cycle_count = cycle_count;
  2385. }
  2386. exit:
  2387. spin_unlock_bh(&ar->data_lock);
  2388. }
  2389. void ath10k_wmi_event_echo(struct ath10k *ar, struct sk_buff *skb)
  2390. {
  2391. struct wmi_echo_ev_arg arg = {};
  2392. int ret;
  2393. ret = ath10k_wmi_pull_echo_ev(ar, skb, &arg);
  2394. if (ret) {
  2395. ath10k_warn(ar, "failed to parse echo: %d\n", ret);
  2396. return;
  2397. }
  2398. ath10k_dbg(ar, ATH10K_DBG_WMI,
  2399. "wmi event echo value 0x%08x\n",
  2400. le32_to_cpu(arg.value));
  2401. if (le32_to_cpu(arg.value) == ATH10K_WMI_BARRIER_ECHO_ID)
  2402. complete(&ar->wmi.barrier);
  2403. }
  2404. int ath10k_wmi_event_debug_mesg(struct ath10k *ar, struct sk_buff *skb)
  2405. {
  2406. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi event debug mesg len %d\n",
  2407. skb->len);
  2408. trace_ath10k_wmi_dbglog(ar, skb->data, skb->len);
  2409. return 0;
  2410. }
  2411. void ath10k_wmi_pull_pdev_stats_base(const struct wmi_pdev_stats_base *src,
  2412. struct ath10k_fw_stats_pdev *dst)
  2413. {
  2414. dst->ch_noise_floor = __le32_to_cpu(src->chan_nf);
  2415. dst->tx_frame_count = __le32_to_cpu(src->tx_frame_count);
  2416. dst->rx_frame_count = __le32_to_cpu(src->rx_frame_count);
  2417. dst->rx_clear_count = __le32_to_cpu(src->rx_clear_count);
  2418. dst->cycle_count = __le32_to_cpu(src->cycle_count);
  2419. dst->phy_err_count = __le32_to_cpu(src->phy_err_count);
  2420. dst->chan_tx_power = __le32_to_cpu(src->chan_tx_pwr);
  2421. }
  2422. void ath10k_wmi_pull_pdev_stats_tx(const struct wmi_pdev_stats_tx *src,
  2423. struct ath10k_fw_stats_pdev *dst)
  2424. {
  2425. dst->comp_queued = __le32_to_cpu(src->comp_queued);
  2426. dst->comp_delivered = __le32_to_cpu(src->comp_delivered);
  2427. dst->msdu_enqued = __le32_to_cpu(src->msdu_enqued);
  2428. dst->mpdu_enqued = __le32_to_cpu(src->mpdu_enqued);
  2429. dst->wmm_drop = __le32_to_cpu(src->wmm_drop);
  2430. dst->local_enqued = __le32_to_cpu(src->local_enqued);
  2431. dst->local_freed = __le32_to_cpu(src->local_freed);
  2432. dst->hw_queued = __le32_to_cpu(src->hw_queued);
  2433. dst->hw_reaped = __le32_to_cpu(src->hw_reaped);
  2434. dst->underrun = __le32_to_cpu(src->underrun);
  2435. dst->tx_abort = __le32_to_cpu(src->tx_abort);
  2436. dst->mpdus_requed = __le32_to_cpu(src->mpdus_requed);
  2437. dst->tx_ko = __le32_to_cpu(src->tx_ko);
  2438. dst->data_rc = __le32_to_cpu(src->data_rc);
  2439. dst->self_triggers = __le32_to_cpu(src->self_triggers);
  2440. dst->sw_retry_failure = __le32_to_cpu(src->sw_retry_failure);
  2441. dst->illgl_rate_phy_err = __le32_to_cpu(src->illgl_rate_phy_err);
  2442. dst->pdev_cont_xretry = __le32_to_cpu(src->pdev_cont_xretry);
  2443. dst->pdev_tx_timeout = __le32_to_cpu(src->pdev_tx_timeout);
  2444. dst->pdev_resets = __le32_to_cpu(src->pdev_resets);
  2445. dst->phy_underrun = __le32_to_cpu(src->phy_underrun);
  2446. dst->txop_ovf = __le32_to_cpu(src->txop_ovf);
  2447. }
  2448. static void
  2449. ath10k_wmi_10_4_pull_pdev_stats_tx(const struct wmi_10_4_pdev_stats_tx *src,
  2450. struct ath10k_fw_stats_pdev *dst)
  2451. {
  2452. dst->comp_queued = __le32_to_cpu(src->comp_queued);
  2453. dst->comp_delivered = __le32_to_cpu(src->comp_delivered);
  2454. dst->msdu_enqued = __le32_to_cpu(src->msdu_enqued);
  2455. dst->mpdu_enqued = __le32_to_cpu(src->mpdu_enqued);
  2456. dst->wmm_drop = __le32_to_cpu(src->wmm_drop);
  2457. dst->local_enqued = __le32_to_cpu(src->local_enqued);
  2458. dst->local_freed = __le32_to_cpu(src->local_freed);
  2459. dst->hw_queued = __le32_to_cpu(src->hw_queued);
  2460. dst->hw_reaped = __le32_to_cpu(src->hw_reaped);
  2461. dst->underrun = __le32_to_cpu(src->underrun);
  2462. dst->tx_abort = __le32_to_cpu(src->tx_abort);
  2463. dst->mpdus_requed = __le32_to_cpu(src->mpdus_requed);
  2464. dst->tx_ko = __le32_to_cpu(src->tx_ko);
  2465. dst->data_rc = __le32_to_cpu(src->data_rc);
  2466. dst->self_triggers = __le32_to_cpu(src->self_triggers);
  2467. dst->sw_retry_failure = __le32_to_cpu(src->sw_retry_failure);
  2468. dst->illgl_rate_phy_err = __le32_to_cpu(src->illgl_rate_phy_err);
  2469. dst->pdev_cont_xretry = __le32_to_cpu(src->pdev_cont_xretry);
  2470. dst->pdev_tx_timeout = __le32_to_cpu(src->pdev_tx_timeout);
  2471. dst->pdev_resets = __le32_to_cpu(src->pdev_resets);
  2472. dst->phy_underrun = __le32_to_cpu(src->phy_underrun);
  2473. dst->txop_ovf = __le32_to_cpu(src->txop_ovf);
  2474. dst->hw_paused = __le32_to_cpu(src->hw_paused);
  2475. dst->seq_posted = __le32_to_cpu(src->seq_posted);
  2476. dst->seq_failed_queueing =
  2477. __le32_to_cpu(src->seq_failed_queueing);
  2478. dst->seq_completed = __le32_to_cpu(src->seq_completed);
  2479. dst->seq_restarted = __le32_to_cpu(src->seq_restarted);
  2480. dst->mu_seq_posted = __le32_to_cpu(src->mu_seq_posted);
  2481. dst->mpdus_sw_flush = __le32_to_cpu(src->mpdus_sw_flush);
  2482. dst->mpdus_hw_filter = __le32_to_cpu(src->mpdus_hw_filter);
  2483. dst->mpdus_truncated = __le32_to_cpu(src->mpdus_truncated);
  2484. dst->mpdus_ack_failed = __le32_to_cpu(src->mpdus_ack_failed);
  2485. dst->mpdus_hw_filter = __le32_to_cpu(src->mpdus_hw_filter);
  2486. dst->mpdus_expired = __le32_to_cpu(src->mpdus_expired);
  2487. }
  2488. void ath10k_wmi_pull_pdev_stats_rx(const struct wmi_pdev_stats_rx *src,
  2489. struct ath10k_fw_stats_pdev *dst)
  2490. {
  2491. dst->mid_ppdu_route_change = __le32_to_cpu(src->mid_ppdu_route_change);
  2492. dst->status_rcvd = __le32_to_cpu(src->status_rcvd);
  2493. dst->r0_frags = __le32_to_cpu(src->r0_frags);
  2494. dst->r1_frags = __le32_to_cpu(src->r1_frags);
  2495. dst->r2_frags = __le32_to_cpu(src->r2_frags);
  2496. dst->r3_frags = __le32_to_cpu(src->r3_frags);
  2497. dst->htt_msdus = __le32_to_cpu(src->htt_msdus);
  2498. dst->htt_mpdus = __le32_to_cpu(src->htt_mpdus);
  2499. dst->loc_msdus = __le32_to_cpu(src->loc_msdus);
  2500. dst->loc_mpdus = __le32_to_cpu(src->loc_mpdus);
  2501. dst->oversize_amsdu = __le32_to_cpu(src->oversize_amsdu);
  2502. dst->phy_errs = __le32_to_cpu(src->phy_errs);
  2503. dst->phy_err_drop = __le32_to_cpu(src->phy_err_drop);
  2504. dst->mpdu_errs = __le32_to_cpu(src->mpdu_errs);
  2505. }
  2506. void ath10k_wmi_pull_pdev_stats_extra(const struct wmi_pdev_stats_extra *src,
  2507. struct ath10k_fw_stats_pdev *dst)
  2508. {
  2509. dst->ack_rx_bad = __le32_to_cpu(src->ack_rx_bad);
  2510. dst->rts_bad = __le32_to_cpu(src->rts_bad);
  2511. dst->rts_good = __le32_to_cpu(src->rts_good);
  2512. dst->fcs_bad = __le32_to_cpu(src->fcs_bad);
  2513. dst->no_beacons = __le32_to_cpu(src->no_beacons);
  2514. dst->mib_int_count = __le32_to_cpu(src->mib_int_count);
  2515. }
  2516. void ath10k_wmi_pull_peer_stats(const struct wmi_peer_stats *src,
  2517. struct ath10k_fw_stats_peer *dst)
  2518. {
  2519. ether_addr_copy(dst->peer_macaddr, src->peer_macaddr.addr);
  2520. dst->peer_rssi = __le32_to_cpu(src->peer_rssi);
  2521. dst->peer_tx_rate = __le32_to_cpu(src->peer_tx_rate);
  2522. }
  2523. static void
  2524. ath10k_wmi_10_4_pull_peer_stats(const struct wmi_10_4_peer_stats *src,
  2525. struct ath10k_fw_stats_peer *dst)
  2526. {
  2527. ether_addr_copy(dst->peer_macaddr, src->peer_macaddr.addr);
  2528. dst->peer_rssi = __le32_to_cpu(src->peer_rssi);
  2529. dst->peer_tx_rate = __le32_to_cpu(src->peer_tx_rate);
  2530. dst->peer_rx_rate = __le32_to_cpu(src->peer_rx_rate);
  2531. }
  2532. static void
  2533. ath10k_wmi_10_4_pull_vdev_stats(const struct wmi_vdev_stats_extd *src,
  2534. struct ath10k_fw_stats_vdev_extd *dst)
  2535. {
  2536. dst->vdev_id = __le32_to_cpu(src->vdev_id);
  2537. dst->ppdu_aggr_cnt = __le32_to_cpu(src->ppdu_aggr_cnt);
  2538. dst->ppdu_noack = __le32_to_cpu(src->ppdu_noack);
  2539. dst->mpdu_queued = __le32_to_cpu(src->mpdu_queued);
  2540. dst->ppdu_nonaggr_cnt = __le32_to_cpu(src->ppdu_nonaggr_cnt);
  2541. dst->mpdu_sw_requeued = __le32_to_cpu(src->mpdu_sw_requeued);
  2542. dst->mpdu_suc_retry = __le32_to_cpu(src->mpdu_suc_retry);
  2543. dst->mpdu_suc_multitry = __le32_to_cpu(src->mpdu_suc_multitry);
  2544. dst->mpdu_fail_retry = __le32_to_cpu(src->mpdu_fail_retry);
  2545. dst->tx_ftm_suc = __le32_to_cpu(src->tx_ftm_suc);
  2546. dst->tx_ftm_suc_retry = __le32_to_cpu(src->tx_ftm_suc_retry);
  2547. dst->tx_ftm_fail = __le32_to_cpu(src->tx_ftm_fail);
  2548. dst->rx_ftmr_cnt = __le32_to_cpu(src->rx_ftmr_cnt);
  2549. dst->rx_ftmr_dup_cnt = __le32_to_cpu(src->rx_ftmr_dup_cnt);
  2550. dst->rx_iftmr_cnt = __le32_to_cpu(src->rx_iftmr_cnt);
  2551. dst->rx_iftmr_dup_cnt = __le32_to_cpu(src->rx_iftmr_dup_cnt);
  2552. }
  2553. static int ath10k_wmi_main_op_pull_fw_stats(struct ath10k *ar,
  2554. struct sk_buff *skb,
  2555. struct ath10k_fw_stats *stats)
  2556. {
  2557. const struct wmi_stats_event *ev = (void *)skb->data;
  2558. u32 num_pdev_stats, num_peer_stats;
  2559. int i;
  2560. if (!skb_pull(skb, sizeof(*ev)))
  2561. return -EPROTO;
  2562. num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
  2563. num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
  2564. for (i = 0; i < num_pdev_stats; i++) {
  2565. const struct wmi_pdev_stats *src;
  2566. struct ath10k_fw_stats_pdev *dst;
  2567. src = (void *)skb->data;
  2568. if (!skb_pull(skb, sizeof(*src)))
  2569. return -EPROTO;
  2570. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2571. if (!dst)
  2572. continue;
  2573. ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
  2574. ath10k_wmi_pull_pdev_stats_tx(&src->tx, dst);
  2575. ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
  2576. list_add_tail(&dst->list, &stats->pdevs);
  2577. }
  2578. /* fw doesn't implement vdev stats */
  2579. for (i = 0; i < num_peer_stats; i++) {
  2580. const struct wmi_peer_stats *src;
  2581. struct ath10k_fw_stats_peer *dst;
  2582. src = (void *)skb->data;
  2583. if (!skb_pull(skb, sizeof(*src)))
  2584. return -EPROTO;
  2585. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2586. if (!dst)
  2587. continue;
  2588. ath10k_wmi_pull_peer_stats(src, dst);
  2589. list_add_tail(&dst->list, &stats->peers);
  2590. }
  2591. return 0;
  2592. }
  2593. static int ath10k_wmi_10x_op_pull_fw_stats(struct ath10k *ar,
  2594. struct sk_buff *skb,
  2595. struct ath10k_fw_stats *stats)
  2596. {
  2597. const struct wmi_stats_event *ev = (void *)skb->data;
  2598. u32 num_pdev_stats, num_peer_stats;
  2599. int i;
  2600. if (!skb_pull(skb, sizeof(*ev)))
  2601. return -EPROTO;
  2602. num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
  2603. num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
  2604. for (i = 0; i < num_pdev_stats; i++) {
  2605. const struct wmi_10x_pdev_stats *src;
  2606. struct ath10k_fw_stats_pdev *dst;
  2607. src = (void *)skb->data;
  2608. if (!skb_pull(skb, sizeof(*src)))
  2609. return -EPROTO;
  2610. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2611. if (!dst)
  2612. continue;
  2613. ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
  2614. ath10k_wmi_pull_pdev_stats_tx(&src->tx, dst);
  2615. ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
  2616. ath10k_wmi_pull_pdev_stats_extra(&src->extra, dst);
  2617. list_add_tail(&dst->list, &stats->pdevs);
  2618. }
  2619. /* fw doesn't implement vdev stats */
  2620. for (i = 0; i < num_peer_stats; i++) {
  2621. const struct wmi_10x_peer_stats *src;
  2622. struct ath10k_fw_stats_peer *dst;
  2623. src = (void *)skb->data;
  2624. if (!skb_pull(skb, sizeof(*src)))
  2625. return -EPROTO;
  2626. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2627. if (!dst)
  2628. continue;
  2629. ath10k_wmi_pull_peer_stats(&src->old, dst);
  2630. dst->peer_rx_rate = __le32_to_cpu(src->peer_rx_rate);
  2631. list_add_tail(&dst->list, &stats->peers);
  2632. }
  2633. return 0;
  2634. }
  2635. static int ath10k_wmi_10_2_op_pull_fw_stats(struct ath10k *ar,
  2636. struct sk_buff *skb,
  2637. struct ath10k_fw_stats *stats)
  2638. {
  2639. const struct wmi_10_2_stats_event *ev = (void *)skb->data;
  2640. u32 num_pdev_stats;
  2641. u32 num_pdev_ext_stats;
  2642. u32 num_peer_stats;
  2643. int i;
  2644. if (!skb_pull(skb, sizeof(*ev)))
  2645. return -EPROTO;
  2646. num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
  2647. num_pdev_ext_stats = __le32_to_cpu(ev->num_pdev_ext_stats);
  2648. num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
  2649. for (i = 0; i < num_pdev_stats; i++) {
  2650. const struct wmi_10_2_pdev_stats *src;
  2651. struct ath10k_fw_stats_pdev *dst;
  2652. src = (void *)skb->data;
  2653. if (!skb_pull(skb, sizeof(*src)))
  2654. return -EPROTO;
  2655. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2656. if (!dst)
  2657. continue;
  2658. ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
  2659. ath10k_wmi_pull_pdev_stats_tx(&src->tx, dst);
  2660. ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
  2661. ath10k_wmi_pull_pdev_stats_extra(&src->extra, dst);
  2662. /* FIXME: expose 10.2 specific values */
  2663. list_add_tail(&dst->list, &stats->pdevs);
  2664. }
  2665. for (i = 0; i < num_pdev_ext_stats; i++) {
  2666. const struct wmi_10_2_pdev_ext_stats *src;
  2667. src = (void *)skb->data;
  2668. if (!skb_pull(skb, sizeof(*src)))
  2669. return -EPROTO;
  2670. /* FIXME: expose values to userspace
  2671. *
  2672. * Note: Even though this loop seems to do nothing it is
  2673. * required to parse following sub-structures properly.
  2674. */
  2675. }
  2676. /* fw doesn't implement vdev stats */
  2677. for (i = 0; i < num_peer_stats; i++) {
  2678. const struct wmi_10_2_peer_stats *src;
  2679. struct ath10k_fw_stats_peer *dst;
  2680. src = (void *)skb->data;
  2681. if (!skb_pull(skb, sizeof(*src)))
  2682. return -EPROTO;
  2683. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2684. if (!dst)
  2685. continue;
  2686. ath10k_wmi_pull_peer_stats(&src->old, dst);
  2687. dst->peer_rx_rate = __le32_to_cpu(src->peer_rx_rate);
  2688. /* FIXME: expose 10.2 specific values */
  2689. list_add_tail(&dst->list, &stats->peers);
  2690. }
  2691. return 0;
  2692. }
  2693. static int ath10k_wmi_10_2_4_op_pull_fw_stats(struct ath10k *ar,
  2694. struct sk_buff *skb,
  2695. struct ath10k_fw_stats *stats)
  2696. {
  2697. const struct wmi_10_2_stats_event *ev = (void *)skb->data;
  2698. u32 num_pdev_stats;
  2699. u32 num_pdev_ext_stats;
  2700. u32 num_peer_stats;
  2701. int i;
  2702. if (!skb_pull(skb, sizeof(*ev)))
  2703. return -EPROTO;
  2704. num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
  2705. num_pdev_ext_stats = __le32_to_cpu(ev->num_pdev_ext_stats);
  2706. num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
  2707. for (i = 0; i < num_pdev_stats; i++) {
  2708. const struct wmi_10_2_pdev_stats *src;
  2709. struct ath10k_fw_stats_pdev *dst;
  2710. src = (void *)skb->data;
  2711. if (!skb_pull(skb, sizeof(*src)))
  2712. return -EPROTO;
  2713. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2714. if (!dst)
  2715. continue;
  2716. ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
  2717. ath10k_wmi_pull_pdev_stats_tx(&src->tx, dst);
  2718. ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
  2719. ath10k_wmi_pull_pdev_stats_extra(&src->extra, dst);
  2720. /* FIXME: expose 10.2 specific values */
  2721. list_add_tail(&dst->list, &stats->pdevs);
  2722. }
  2723. for (i = 0; i < num_pdev_ext_stats; i++) {
  2724. const struct wmi_10_2_pdev_ext_stats *src;
  2725. src = (void *)skb->data;
  2726. if (!skb_pull(skb, sizeof(*src)))
  2727. return -EPROTO;
  2728. /* FIXME: expose values to userspace
  2729. *
  2730. * Note: Even though this loop seems to do nothing it is
  2731. * required to parse following sub-structures properly.
  2732. */
  2733. }
  2734. /* fw doesn't implement vdev stats */
  2735. for (i = 0; i < num_peer_stats; i++) {
  2736. const struct wmi_10_2_4_ext_peer_stats *src;
  2737. struct ath10k_fw_stats_peer *dst;
  2738. int stats_len;
  2739. if (test_bit(WMI_SERVICE_PEER_STATS, ar->wmi.svc_map))
  2740. stats_len = sizeof(struct wmi_10_2_4_ext_peer_stats);
  2741. else
  2742. stats_len = sizeof(struct wmi_10_2_4_peer_stats);
  2743. src = (void *)skb->data;
  2744. if (!skb_pull(skb, stats_len))
  2745. return -EPROTO;
  2746. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2747. if (!dst)
  2748. continue;
  2749. ath10k_wmi_pull_peer_stats(&src->common.old, dst);
  2750. dst->peer_rx_rate = __le32_to_cpu(src->common.peer_rx_rate);
  2751. if (ath10k_peer_stats_enabled(ar))
  2752. dst->rx_duration = __le32_to_cpu(src->rx_duration);
  2753. /* FIXME: expose 10.2 specific values */
  2754. list_add_tail(&dst->list, &stats->peers);
  2755. }
  2756. return 0;
  2757. }
  2758. static int ath10k_wmi_10_4_op_pull_fw_stats(struct ath10k *ar,
  2759. struct sk_buff *skb,
  2760. struct ath10k_fw_stats *stats)
  2761. {
  2762. const struct wmi_10_2_stats_event *ev = (void *)skb->data;
  2763. u32 num_pdev_stats;
  2764. u32 num_pdev_ext_stats;
  2765. u32 num_vdev_stats;
  2766. u32 num_peer_stats;
  2767. u32 num_bcnflt_stats;
  2768. u32 stats_id;
  2769. int i;
  2770. if (!skb_pull(skb, sizeof(*ev)))
  2771. return -EPROTO;
  2772. num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
  2773. num_pdev_ext_stats = __le32_to_cpu(ev->num_pdev_ext_stats);
  2774. num_vdev_stats = __le32_to_cpu(ev->num_vdev_stats);
  2775. num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
  2776. num_bcnflt_stats = __le32_to_cpu(ev->num_bcnflt_stats);
  2777. stats_id = __le32_to_cpu(ev->stats_id);
  2778. for (i = 0; i < num_pdev_stats; i++) {
  2779. const struct wmi_10_4_pdev_stats *src;
  2780. struct ath10k_fw_stats_pdev *dst;
  2781. src = (void *)skb->data;
  2782. if (!skb_pull(skb, sizeof(*src)))
  2783. return -EPROTO;
  2784. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2785. if (!dst)
  2786. continue;
  2787. ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
  2788. ath10k_wmi_10_4_pull_pdev_stats_tx(&src->tx, dst);
  2789. ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
  2790. dst->rx_ovfl_errs = __le32_to_cpu(src->rx_ovfl_errs);
  2791. ath10k_wmi_pull_pdev_stats_extra(&src->extra, dst);
  2792. list_add_tail(&dst->list, &stats->pdevs);
  2793. }
  2794. for (i = 0; i < num_pdev_ext_stats; i++) {
  2795. const struct wmi_10_2_pdev_ext_stats *src;
  2796. src = (void *)skb->data;
  2797. if (!skb_pull(skb, sizeof(*src)))
  2798. return -EPROTO;
  2799. /* FIXME: expose values to userspace
  2800. *
  2801. * Note: Even though this loop seems to do nothing it is
  2802. * required to parse following sub-structures properly.
  2803. */
  2804. }
  2805. for (i = 0; i < num_vdev_stats; i++) {
  2806. const struct wmi_vdev_stats *src;
  2807. /* Ignore vdev stats here as it has only vdev id. Actual vdev
  2808. * stats will be retrieved from vdev extended stats.
  2809. */
  2810. src = (void *)skb->data;
  2811. if (!skb_pull(skb, sizeof(*src)))
  2812. return -EPROTO;
  2813. }
  2814. for (i = 0; i < num_peer_stats; i++) {
  2815. const struct wmi_10_4_peer_stats *src;
  2816. struct ath10k_fw_stats_peer *dst;
  2817. src = (void *)skb->data;
  2818. if (!skb_pull(skb, sizeof(*src)))
  2819. return -EPROTO;
  2820. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2821. if (!dst)
  2822. continue;
  2823. ath10k_wmi_10_4_pull_peer_stats(src, dst);
  2824. list_add_tail(&dst->list, &stats->peers);
  2825. }
  2826. for (i = 0; i < num_bcnflt_stats; i++) {
  2827. const struct wmi_10_4_bss_bcn_filter_stats *src;
  2828. src = (void *)skb->data;
  2829. if (!skb_pull(skb, sizeof(*src)))
  2830. return -EPROTO;
  2831. /* FIXME: expose values to userspace
  2832. *
  2833. * Note: Even though this loop seems to do nothing it is
  2834. * required to parse following sub-structures properly.
  2835. */
  2836. }
  2837. if (stats_id & WMI_10_4_STAT_PEER_EXTD) {
  2838. stats->extended = true;
  2839. for (i = 0; i < num_peer_stats; i++) {
  2840. const struct wmi_10_4_peer_extd_stats *src;
  2841. struct ath10k_fw_extd_stats_peer *dst;
  2842. src = (void *)skb->data;
  2843. if (!skb_pull(skb, sizeof(*src)))
  2844. return -EPROTO;
  2845. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2846. if (!dst)
  2847. continue;
  2848. ether_addr_copy(dst->peer_macaddr,
  2849. src->peer_macaddr.addr);
  2850. dst->rx_duration = __le32_to_cpu(src->rx_duration);
  2851. list_add_tail(&dst->list, &stats->peers_extd);
  2852. }
  2853. }
  2854. if (stats_id & WMI_10_4_STAT_VDEV_EXTD) {
  2855. for (i = 0; i < num_vdev_stats; i++) {
  2856. const struct wmi_vdev_stats_extd *src;
  2857. struct ath10k_fw_stats_vdev_extd *dst;
  2858. src = (void *)skb->data;
  2859. if (!skb_pull(skb, sizeof(*src)))
  2860. return -EPROTO;
  2861. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2862. if (!dst)
  2863. continue;
  2864. ath10k_wmi_10_4_pull_vdev_stats(src, dst);
  2865. list_add_tail(&dst->list, &stats->vdevs);
  2866. }
  2867. }
  2868. return 0;
  2869. }
  2870. void ath10k_wmi_event_update_stats(struct ath10k *ar, struct sk_buff *skb)
  2871. {
  2872. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_UPDATE_STATS_EVENTID\n");
  2873. ath10k_debug_fw_stats_process(ar, skb);
  2874. }
  2875. static int
  2876. ath10k_wmi_op_pull_vdev_start_ev(struct ath10k *ar, struct sk_buff *skb,
  2877. struct wmi_vdev_start_ev_arg *arg)
  2878. {
  2879. struct wmi_vdev_start_response_event *ev = (void *)skb->data;
  2880. if (skb->len < sizeof(*ev))
  2881. return -EPROTO;
  2882. skb_pull(skb, sizeof(*ev));
  2883. arg->vdev_id = ev->vdev_id;
  2884. arg->req_id = ev->req_id;
  2885. arg->resp_type = ev->resp_type;
  2886. arg->status = ev->status;
  2887. return 0;
  2888. }
  2889. void ath10k_wmi_event_vdev_start_resp(struct ath10k *ar, struct sk_buff *skb)
  2890. {
  2891. struct wmi_vdev_start_ev_arg arg = {};
  2892. int ret;
  2893. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_START_RESP_EVENTID\n");
  2894. ret = ath10k_wmi_pull_vdev_start(ar, skb, &arg);
  2895. if (ret) {
  2896. ath10k_warn(ar, "failed to parse vdev start event: %d\n", ret);
  2897. return;
  2898. }
  2899. if (WARN_ON(__le32_to_cpu(arg.status)))
  2900. return;
  2901. complete(&ar->vdev_setup_done);
  2902. }
  2903. void ath10k_wmi_event_vdev_stopped(struct ath10k *ar, struct sk_buff *skb)
  2904. {
  2905. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_STOPPED_EVENTID\n");
  2906. complete(&ar->vdev_setup_done);
  2907. }
  2908. static int
  2909. ath10k_wmi_op_pull_peer_kick_ev(struct ath10k *ar, struct sk_buff *skb,
  2910. struct wmi_peer_kick_ev_arg *arg)
  2911. {
  2912. struct wmi_peer_sta_kickout_event *ev = (void *)skb->data;
  2913. if (skb->len < sizeof(*ev))
  2914. return -EPROTO;
  2915. skb_pull(skb, sizeof(*ev));
  2916. arg->mac_addr = ev->peer_macaddr.addr;
  2917. return 0;
  2918. }
  2919. void ath10k_wmi_event_peer_sta_kickout(struct ath10k *ar, struct sk_buff *skb)
  2920. {
  2921. struct wmi_peer_kick_ev_arg arg = {};
  2922. struct ieee80211_sta *sta;
  2923. int ret;
  2924. ret = ath10k_wmi_pull_peer_kick(ar, skb, &arg);
  2925. if (ret) {
  2926. ath10k_warn(ar, "failed to parse peer kickout event: %d\n",
  2927. ret);
  2928. return;
  2929. }
  2930. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi event peer sta kickout %pM\n",
  2931. arg.mac_addr);
  2932. rcu_read_lock();
  2933. sta = ieee80211_find_sta_by_ifaddr(ar->hw, arg.mac_addr, NULL);
  2934. if (!sta) {
  2935. ath10k_warn(ar, "Spurious quick kickout for STA %pM\n",
  2936. arg.mac_addr);
  2937. goto exit;
  2938. }
  2939. ieee80211_report_low_ack(sta, 10);
  2940. exit:
  2941. rcu_read_unlock();
  2942. }
  2943. /*
  2944. * FIXME
  2945. *
  2946. * We don't report to mac80211 sleep state of connected
  2947. * stations. Due to this mac80211 can't fill in TIM IE
  2948. * correctly.
  2949. *
  2950. * I know of no way of getting nullfunc frames that contain
  2951. * sleep transition from connected stations - these do not
  2952. * seem to be sent from the target to the host. There also
  2953. * doesn't seem to be a dedicated event for that. So the
  2954. * only way left to do this would be to read tim_bitmap
  2955. * during SWBA.
  2956. *
  2957. * We could probably try using tim_bitmap from SWBA to tell
  2958. * mac80211 which stations are asleep and which are not. The
  2959. * problem here is calling mac80211 functions so many times
  2960. * could take too long and make us miss the time to submit
  2961. * the beacon to the target.
  2962. *
  2963. * So as a workaround we try to extend the TIM IE if there
  2964. * is unicast buffered for stations with aid > 7 and fill it
  2965. * in ourselves.
  2966. */
  2967. static void ath10k_wmi_update_tim(struct ath10k *ar,
  2968. struct ath10k_vif *arvif,
  2969. struct sk_buff *bcn,
  2970. const struct wmi_tim_info_arg *tim_info)
  2971. {
  2972. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)bcn->data;
  2973. struct ieee80211_tim_ie *tim;
  2974. u8 *ies, *ie;
  2975. u8 ie_len, pvm_len;
  2976. __le32 t;
  2977. u32 v, tim_len;
  2978. /* When FW reports 0 in tim_len, ensure atleast first byte
  2979. * in tim_bitmap is considered for pvm calculation.
  2980. */
  2981. tim_len = tim_info->tim_len ? __le32_to_cpu(tim_info->tim_len) : 1;
  2982. /* if next SWBA has no tim_changed the tim_bitmap is garbage.
  2983. * we must copy the bitmap upon change and reuse it later
  2984. */
  2985. if (__le32_to_cpu(tim_info->tim_changed)) {
  2986. int i;
  2987. if (sizeof(arvif->u.ap.tim_bitmap) < tim_len) {
  2988. ath10k_warn(ar, "SWBA TIM field is too big (%u), truncated it to %zu",
  2989. tim_len, sizeof(arvif->u.ap.tim_bitmap));
  2990. tim_len = sizeof(arvif->u.ap.tim_bitmap);
  2991. }
  2992. for (i = 0; i < tim_len; i++) {
  2993. t = tim_info->tim_bitmap[i / 4];
  2994. v = __le32_to_cpu(t);
  2995. arvif->u.ap.tim_bitmap[i] = (v >> ((i % 4) * 8)) & 0xFF;
  2996. }
  2997. /* FW reports either length 0 or length based on max supported
  2998. * station. so we calculate this on our own
  2999. */
  3000. arvif->u.ap.tim_len = 0;
  3001. for (i = 0; i < tim_len; i++)
  3002. if (arvif->u.ap.tim_bitmap[i])
  3003. arvif->u.ap.tim_len = i;
  3004. arvif->u.ap.tim_len++;
  3005. }
  3006. ies = bcn->data;
  3007. ies += ieee80211_hdrlen(hdr->frame_control);
  3008. ies += 12; /* fixed parameters */
  3009. ie = (u8 *)cfg80211_find_ie(WLAN_EID_TIM, ies,
  3010. (u8 *)skb_tail_pointer(bcn) - ies);
  3011. if (!ie) {
  3012. if (arvif->vdev_type != WMI_VDEV_TYPE_IBSS)
  3013. ath10k_warn(ar, "no tim ie found;\n");
  3014. return;
  3015. }
  3016. tim = (void *)ie + 2;
  3017. ie_len = ie[1];
  3018. pvm_len = ie_len - 3; /* exclude dtim count, dtim period, bmap ctl */
  3019. if (pvm_len < arvif->u.ap.tim_len) {
  3020. int expand_size = tim_len - pvm_len;
  3021. int move_size = skb_tail_pointer(bcn) - (ie + 2 + ie_len);
  3022. void *next_ie = ie + 2 + ie_len;
  3023. if (skb_put(bcn, expand_size)) {
  3024. memmove(next_ie + expand_size, next_ie, move_size);
  3025. ie[1] += expand_size;
  3026. ie_len += expand_size;
  3027. pvm_len += expand_size;
  3028. } else {
  3029. ath10k_warn(ar, "tim expansion failed\n");
  3030. }
  3031. }
  3032. if (pvm_len > tim_len) {
  3033. ath10k_warn(ar, "tim pvm length is too great (%d)\n", pvm_len);
  3034. return;
  3035. }
  3036. tim->bitmap_ctrl = !!__le32_to_cpu(tim_info->tim_mcast);
  3037. memcpy(tim->virtual_map, arvif->u.ap.tim_bitmap, pvm_len);
  3038. if (tim->dtim_count == 0) {
  3039. ATH10K_SKB_CB(bcn)->flags |= ATH10K_SKB_F_DTIM_ZERO;
  3040. if (__le32_to_cpu(tim_info->tim_mcast) == 1)
  3041. ATH10K_SKB_CB(bcn)->flags |= ATH10K_SKB_F_DELIVER_CAB;
  3042. }
  3043. ath10k_dbg(ar, ATH10K_DBG_MGMT, "dtim %d/%d mcast %d pvmlen %d\n",
  3044. tim->dtim_count, tim->dtim_period,
  3045. tim->bitmap_ctrl, pvm_len);
  3046. }
  3047. static void ath10k_wmi_update_noa(struct ath10k *ar, struct ath10k_vif *arvif,
  3048. struct sk_buff *bcn,
  3049. const struct wmi_p2p_noa_info *noa)
  3050. {
  3051. if (!arvif->vif->p2p)
  3052. return;
  3053. ath10k_dbg(ar, ATH10K_DBG_MGMT, "noa changed: %d\n", noa->changed);
  3054. if (noa->changed & WMI_P2P_NOA_CHANGED_BIT)
  3055. ath10k_p2p_noa_update(arvif, noa);
  3056. if (arvif->u.ap.noa_data)
  3057. if (!pskb_expand_head(bcn, 0, arvif->u.ap.noa_len, GFP_ATOMIC))
  3058. skb_put_data(bcn, arvif->u.ap.noa_data,
  3059. arvif->u.ap.noa_len);
  3060. }
  3061. static int ath10k_wmi_op_pull_swba_ev(struct ath10k *ar, struct sk_buff *skb,
  3062. struct wmi_swba_ev_arg *arg)
  3063. {
  3064. struct wmi_host_swba_event *ev = (void *)skb->data;
  3065. u32 map;
  3066. size_t i;
  3067. if (skb->len < sizeof(*ev))
  3068. return -EPROTO;
  3069. skb_pull(skb, sizeof(*ev));
  3070. arg->vdev_map = ev->vdev_map;
  3071. for (i = 0, map = __le32_to_cpu(ev->vdev_map); map; map >>= 1) {
  3072. if (!(map & BIT(0)))
  3073. continue;
  3074. /* If this happens there were some changes in firmware and
  3075. * ath10k should update the max size of tim_info array.
  3076. */
  3077. if (WARN_ON_ONCE(i == ARRAY_SIZE(arg->tim_info)))
  3078. break;
  3079. if (__le32_to_cpu(ev->bcn_info[i].tim_info.tim_len) >
  3080. sizeof(ev->bcn_info[i].tim_info.tim_bitmap)) {
  3081. ath10k_warn(ar, "refusing to parse invalid swba structure\n");
  3082. return -EPROTO;
  3083. }
  3084. arg->tim_info[i].tim_len = ev->bcn_info[i].tim_info.tim_len;
  3085. arg->tim_info[i].tim_mcast = ev->bcn_info[i].tim_info.tim_mcast;
  3086. arg->tim_info[i].tim_bitmap =
  3087. ev->bcn_info[i].tim_info.tim_bitmap;
  3088. arg->tim_info[i].tim_changed =
  3089. ev->bcn_info[i].tim_info.tim_changed;
  3090. arg->tim_info[i].tim_num_ps_pending =
  3091. ev->bcn_info[i].tim_info.tim_num_ps_pending;
  3092. arg->noa_info[i] = &ev->bcn_info[i].p2p_noa_info;
  3093. i++;
  3094. }
  3095. return 0;
  3096. }
  3097. static int ath10k_wmi_10_2_4_op_pull_swba_ev(struct ath10k *ar,
  3098. struct sk_buff *skb,
  3099. struct wmi_swba_ev_arg *arg)
  3100. {
  3101. struct wmi_10_2_4_host_swba_event *ev = (void *)skb->data;
  3102. u32 map;
  3103. size_t i;
  3104. if (skb->len < sizeof(*ev))
  3105. return -EPROTO;
  3106. skb_pull(skb, sizeof(*ev));
  3107. arg->vdev_map = ev->vdev_map;
  3108. for (i = 0, map = __le32_to_cpu(ev->vdev_map); map; map >>= 1) {
  3109. if (!(map & BIT(0)))
  3110. continue;
  3111. /* If this happens there were some changes in firmware and
  3112. * ath10k should update the max size of tim_info array.
  3113. */
  3114. if (WARN_ON_ONCE(i == ARRAY_SIZE(arg->tim_info)))
  3115. break;
  3116. if (__le32_to_cpu(ev->bcn_info[i].tim_info.tim_len) >
  3117. sizeof(ev->bcn_info[i].tim_info.tim_bitmap)) {
  3118. ath10k_warn(ar, "refusing to parse invalid swba structure\n");
  3119. return -EPROTO;
  3120. }
  3121. arg->tim_info[i].tim_len = ev->bcn_info[i].tim_info.tim_len;
  3122. arg->tim_info[i].tim_mcast = ev->bcn_info[i].tim_info.tim_mcast;
  3123. arg->tim_info[i].tim_bitmap =
  3124. ev->bcn_info[i].tim_info.tim_bitmap;
  3125. arg->tim_info[i].tim_changed =
  3126. ev->bcn_info[i].tim_info.tim_changed;
  3127. arg->tim_info[i].tim_num_ps_pending =
  3128. ev->bcn_info[i].tim_info.tim_num_ps_pending;
  3129. i++;
  3130. }
  3131. return 0;
  3132. }
  3133. static int ath10k_wmi_10_4_op_pull_swba_ev(struct ath10k *ar,
  3134. struct sk_buff *skb,
  3135. struct wmi_swba_ev_arg *arg)
  3136. {
  3137. struct wmi_10_4_host_swba_event *ev = (void *)skb->data;
  3138. u32 map, tim_len;
  3139. size_t i;
  3140. if (skb->len < sizeof(*ev))
  3141. return -EPROTO;
  3142. skb_pull(skb, sizeof(*ev));
  3143. arg->vdev_map = ev->vdev_map;
  3144. for (i = 0, map = __le32_to_cpu(ev->vdev_map); map; map >>= 1) {
  3145. if (!(map & BIT(0)))
  3146. continue;
  3147. /* If this happens there were some changes in firmware and
  3148. * ath10k should update the max size of tim_info array.
  3149. */
  3150. if (WARN_ON_ONCE(i == ARRAY_SIZE(arg->tim_info)))
  3151. break;
  3152. if (__le32_to_cpu(ev->bcn_info[i].tim_info.tim_len) >
  3153. sizeof(ev->bcn_info[i].tim_info.tim_bitmap)) {
  3154. ath10k_warn(ar, "refusing to parse invalid swba structure\n");
  3155. return -EPROTO;
  3156. }
  3157. tim_len = __le32_to_cpu(ev->bcn_info[i].tim_info.tim_len);
  3158. if (tim_len) {
  3159. /* Exclude 4 byte guard length */
  3160. tim_len -= 4;
  3161. arg->tim_info[i].tim_len = __cpu_to_le32(tim_len);
  3162. } else {
  3163. arg->tim_info[i].tim_len = 0;
  3164. }
  3165. arg->tim_info[i].tim_mcast = ev->bcn_info[i].tim_info.tim_mcast;
  3166. arg->tim_info[i].tim_bitmap =
  3167. ev->bcn_info[i].tim_info.tim_bitmap;
  3168. arg->tim_info[i].tim_changed =
  3169. ev->bcn_info[i].tim_info.tim_changed;
  3170. arg->tim_info[i].tim_num_ps_pending =
  3171. ev->bcn_info[i].tim_info.tim_num_ps_pending;
  3172. /* 10.4 firmware doesn't have p2p support. notice of absence
  3173. * info can be ignored for now.
  3174. */
  3175. i++;
  3176. }
  3177. return 0;
  3178. }
  3179. static enum wmi_txbf_conf ath10k_wmi_10_4_txbf_conf_scheme(struct ath10k *ar)
  3180. {
  3181. return WMI_TXBF_CONF_BEFORE_ASSOC;
  3182. }
  3183. void ath10k_wmi_event_host_swba(struct ath10k *ar, struct sk_buff *skb)
  3184. {
  3185. struct wmi_swba_ev_arg arg = {};
  3186. u32 map;
  3187. int i = -1;
  3188. const struct wmi_tim_info_arg *tim_info;
  3189. const struct wmi_p2p_noa_info *noa_info;
  3190. struct ath10k_vif *arvif;
  3191. struct sk_buff *bcn;
  3192. dma_addr_t paddr;
  3193. int ret, vdev_id = 0;
  3194. ret = ath10k_wmi_pull_swba(ar, skb, &arg);
  3195. if (ret) {
  3196. ath10k_warn(ar, "failed to parse swba event: %d\n", ret);
  3197. return;
  3198. }
  3199. map = __le32_to_cpu(arg.vdev_map);
  3200. ath10k_dbg(ar, ATH10K_DBG_MGMT, "mgmt swba vdev_map 0x%x\n",
  3201. map);
  3202. for (; map; map >>= 1, vdev_id++) {
  3203. if (!(map & 0x1))
  3204. continue;
  3205. i++;
  3206. if (i >= WMI_MAX_AP_VDEV) {
  3207. ath10k_warn(ar, "swba has corrupted vdev map\n");
  3208. break;
  3209. }
  3210. tim_info = &arg.tim_info[i];
  3211. noa_info = arg.noa_info[i];
  3212. ath10k_dbg(ar, ATH10K_DBG_MGMT,
  3213. "mgmt event bcn_info %d tim_len %d mcast %d changed %d num_ps_pending %d bitmap 0x%08x%08x%08x%08x\n",
  3214. i,
  3215. __le32_to_cpu(tim_info->tim_len),
  3216. __le32_to_cpu(tim_info->tim_mcast),
  3217. __le32_to_cpu(tim_info->tim_changed),
  3218. __le32_to_cpu(tim_info->tim_num_ps_pending),
  3219. __le32_to_cpu(tim_info->tim_bitmap[3]),
  3220. __le32_to_cpu(tim_info->tim_bitmap[2]),
  3221. __le32_to_cpu(tim_info->tim_bitmap[1]),
  3222. __le32_to_cpu(tim_info->tim_bitmap[0]));
  3223. /* TODO: Only first 4 word from tim_bitmap is dumped.
  3224. * Extend debug code to dump full tim_bitmap.
  3225. */
  3226. arvif = ath10k_get_arvif(ar, vdev_id);
  3227. if (arvif == NULL) {
  3228. ath10k_warn(ar, "no vif for vdev_id %d found\n",
  3229. vdev_id);
  3230. continue;
  3231. }
  3232. /* mac80211 would have already asked us to stop beaconing and
  3233. * bring the vdev down, so continue in that case
  3234. */
  3235. if (!arvif->is_up)
  3236. continue;
  3237. /* There are no completions for beacons so wait for next SWBA
  3238. * before telling mac80211 to decrement CSA counter
  3239. *
  3240. * Once CSA counter is completed stop sending beacons until
  3241. * actual channel switch is done
  3242. */
  3243. if (arvif->vif->csa_active &&
  3244. ieee80211_csa_is_complete(arvif->vif)) {
  3245. ieee80211_csa_finish(arvif->vif);
  3246. continue;
  3247. }
  3248. bcn = ieee80211_beacon_get(ar->hw, arvif->vif);
  3249. if (!bcn) {
  3250. ath10k_warn(ar, "could not get mac80211 beacon\n");
  3251. continue;
  3252. }
  3253. ath10k_tx_h_seq_no(arvif->vif, bcn);
  3254. ath10k_wmi_update_tim(ar, arvif, bcn, tim_info);
  3255. ath10k_wmi_update_noa(ar, arvif, bcn, noa_info);
  3256. spin_lock_bh(&ar->data_lock);
  3257. if (arvif->beacon) {
  3258. switch (arvif->beacon_state) {
  3259. case ATH10K_BEACON_SENT:
  3260. break;
  3261. case ATH10K_BEACON_SCHEDULED:
  3262. ath10k_warn(ar, "SWBA overrun on vdev %d, skipped old beacon\n",
  3263. arvif->vdev_id);
  3264. break;
  3265. case ATH10K_BEACON_SENDING:
  3266. ath10k_warn(ar, "SWBA overrun on vdev %d, skipped new beacon\n",
  3267. arvif->vdev_id);
  3268. dev_kfree_skb(bcn);
  3269. goto skip;
  3270. }
  3271. ath10k_mac_vif_beacon_free(arvif);
  3272. }
  3273. if (!arvif->beacon_buf) {
  3274. paddr = dma_map_single(arvif->ar->dev, bcn->data,
  3275. bcn->len, DMA_TO_DEVICE);
  3276. ret = dma_mapping_error(arvif->ar->dev, paddr);
  3277. if (ret) {
  3278. ath10k_warn(ar, "failed to map beacon: %d\n",
  3279. ret);
  3280. dev_kfree_skb_any(bcn);
  3281. goto skip;
  3282. }
  3283. ATH10K_SKB_CB(bcn)->paddr = paddr;
  3284. } else {
  3285. if (bcn->len > IEEE80211_MAX_FRAME_LEN) {
  3286. ath10k_warn(ar, "trimming beacon %d -> %d bytes!\n",
  3287. bcn->len, IEEE80211_MAX_FRAME_LEN);
  3288. skb_trim(bcn, IEEE80211_MAX_FRAME_LEN);
  3289. }
  3290. memcpy(arvif->beacon_buf, bcn->data, bcn->len);
  3291. ATH10K_SKB_CB(bcn)->paddr = arvif->beacon_paddr;
  3292. }
  3293. arvif->beacon = bcn;
  3294. arvif->beacon_state = ATH10K_BEACON_SCHEDULED;
  3295. trace_ath10k_tx_hdr(ar, bcn->data, bcn->len);
  3296. trace_ath10k_tx_payload(ar, bcn->data, bcn->len);
  3297. skip:
  3298. spin_unlock_bh(&ar->data_lock);
  3299. }
  3300. ath10k_wmi_tx_beacons_nowait(ar);
  3301. }
  3302. void ath10k_wmi_event_tbttoffset_update(struct ath10k *ar, struct sk_buff *skb)
  3303. {
  3304. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_TBTTOFFSET_UPDATE_EVENTID\n");
  3305. }
  3306. static void ath10k_radar_detected(struct ath10k *ar)
  3307. {
  3308. ath10k_dbg(ar, ATH10K_DBG_REGULATORY, "dfs radar detected\n");
  3309. ATH10K_DFS_STAT_INC(ar, radar_detected);
  3310. /* Control radar events reporting in debugfs file
  3311. * dfs_block_radar_events
  3312. */
  3313. if (ar->dfs_block_radar_events)
  3314. ath10k_info(ar, "DFS Radar detected, but ignored as requested\n");
  3315. else
  3316. ieee80211_radar_detected(ar->hw);
  3317. }
  3318. static void ath10k_radar_confirmation_work(struct work_struct *work)
  3319. {
  3320. struct ath10k *ar = container_of(work, struct ath10k,
  3321. radar_confirmation_work);
  3322. struct ath10k_radar_found_info radar_info;
  3323. int ret, time_left;
  3324. reinit_completion(&ar->wmi.radar_confirm);
  3325. spin_lock_bh(&ar->data_lock);
  3326. memcpy(&radar_info, &ar->last_radar_info, sizeof(radar_info));
  3327. spin_unlock_bh(&ar->data_lock);
  3328. ret = ath10k_wmi_report_radar_found(ar, &radar_info);
  3329. if (ret) {
  3330. ath10k_warn(ar, "failed to send radar found %d\n", ret);
  3331. goto wait_complete;
  3332. }
  3333. time_left = wait_for_completion_timeout(&ar->wmi.radar_confirm,
  3334. ATH10K_WMI_DFS_CONF_TIMEOUT_HZ);
  3335. if (time_left) {
  3336. /* DFS Confirmation status event received and
  3337. * necessary action completed.
  3338. */
  3339. goto wait_complete;
  3340. } else {
  3341. /* DFS Confirmation event not received from FW.Considering this
  3342. * as real radar.
  3343. */
  3344. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3345. "dfs confirmation not received from fw, considering as radar\n");
  3346. goto radar_detected;
  3347. }
  3348. radar_detected:
  3349. ath10k_radar_detected(ar);
  3350. /* Reset state to allow sending confirmation on consecutive radar
  3351. * detections, unless radar confirmation is disabled/stopped.
  3352. */
  3353. wait_complete:
  3354. spin_lock_bh(&ar->data_lock);
  3355. if (ar->radar_conf_state != ATH10K_RADAR_CONFIRMATION_STOPPED)
  3356. ar->radar_conf_state = ATH10K_RADAR_CONFIRMATION_IDLE;
  3357. spin_unlock_bh(&ar->data_lock);
  3358. }
  3359. static void ath10k_dfs_radar_report(struct ath10k *ar,
  3360. struct wmi_phyerr_ev_arg *phyerr,
  3361. const struct phyerr_radar_report *rr,
  3362. u64 tsf)
  3363. {
  3364. u32 reg0, reg1, tsf32l;
  3365. struct ieee80211_channel *ch;
  3366. struct pulse_event pe;
  3367. struct radar_detector_specs rs;
  3368. u64 tsf64;
  3369. u8 rssi, width;
  3370. struct ath10k_radar_found_info *radar_info;
  3371. reg0 = __le32_to_cpu(rr->reg0);
  3372. reg1 = __le32_to_cpu(rr->reg1);
  3373. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3374. "wmi phyerr radar report chirp %d max_width %d agc_total_gain %d pulse_delta_diff %d\n",
  3375. MS(reg0, RADAR_REPORT_REG0_PULSE_IS_CHIRP),
  3376. MS(reg0, RADAR_REPORT_REG0_PULSE_IS_MAX_WIDTH),
  3377. MS(reg0, RADAR_REPORT_REG0_AGC_TOTAL_GAIN),
  3378. MS(reg0, RADAR_REPORT_REG0_PULSE_DELTA_DIFF));
  3379. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3380. "wmi phyerr radar report pulse_delta_pean %d pulse_sidx %d fft_valid %d agc_mb_gain %d subchan_mask %d\n",
  3381. MS(reg0, RADAR_REPORT_REG0_PULSE_DELTA_PEAK),
  3382. MS(reg0, RADAR_REPORT_REG0_PULSE_SIDX),
  3383. MS(reg1, RADAR_REPORT_REG1_PULSE_SRCH_FFT_VALID),
  3384. MS(reg1, RADAR_REPORT_REG1_PULSE_AGC_MB_GAIN),
  3385. MS(reg1, RADAR_REPORT_REG1_PULSE_SUBCHAN_MASK));
  3386. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3387. "wmi phyerr radar report pulse_tsf_offset 0x%X pulse_dur: %d\n",
  3388. MS(reg1, RADAR_REPORT_REG1_PULSE_TSF_OFFSET),
  3389. MS(reg1, RADAR_REPORT_REG1_PULSE_DUR));
  3390. if (!ar->dfs_detector)
  3391. return;
  3392. spin_lock_bh(&ar->data_lock);
  3393. ch = ar->rx_channel;
  3394. /* fetch target operating channel during channel change */
  3395. if (!ch)
  3396. ch = ar->tgt_oper_chan;
  3397. spin_unlock_bh(&ar->data_lock);
  3398. if (!ch) {
  3399. ath10k_warn(ar, "failed to derive channel for radar pulse, treating as radar\n");
  3400. goto radar_detected;
  3401. }
  3402. /* report event to DFS pattern detector */
  3403. tsf32l = phyerr->tsf_timestamp;
  3404. tsf64 = tsf & (~0xFFFFFFFFULL);
  3405. tsf64 |= tsf32l;
  3406. width = MS(reg1, RADAR_REPORT_REG1_PULSE_DUR);
  3407. rssi = phyerr->rssi_combined;
  3408. /* hardware store this as 8 bit signed value,
  3409. * set to zero if negative number
  3410. */
  3411. if (rssi & 0x80)
  3412. rssi = 0;
  3413. pe.ts = tsf64;
  3414. pe.freq = ch->center_freq;
  3415. pe.width = width;
  3416. pe.rssi = rssi;
  3417. pe.chirp = (MS(reg0, RADAR_REPORT_REG0_PULSE_IS_CHIRP) != 0);
  3418. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3419. "dfs add pulse freq: %d, width: %d, rssi %d, tsf: %llX\n",
  3420. pe.freq, pe.width, pe.rssi, pe.ts);
  3421. ATH10K_DFS_STAT_INC(ar, pulses_detected);
  3422. if (!ar->dfs_detector->add_pulse(ar->dfs_detector, &pe, &rs)) {
  3423. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3424. "dfs no pulse pattern detected, yet\n");
  3425. return;
  3426. }
  3427. if ((test_bit(WMI_SERVICE_HOST_DFS_CHECK_SUPPORT, ar->wmi.svc_map)) &&
  3428. ar->dfs_detector->region == NL80211_DFS_FCC) {
  3429. /* Consecutive radar indications need not be
  3430. * sent to the firmware until we get confirmation
  3431. * for the previous detected radar.
  3432. */
  3433. spin_lock_bh(&ar->data_lock);
  3434. if (ar->radar_conf_state != ATH10K_RADAR_CONFIRMATION_IDLE) {
  3435. spin_unlock_bh(&ar->data_lock);
  3436. return;
  3437. }
  3438. ar->radar_conf_state = ATH10K_RADAR_CONFIRMATION_INPROGRESS;
  3439. radar_info = &ar->last_radar_info;
  3440. radar_info->pri_min = rs.pri_min;
  3441. radar_info->pri_max = rs.pri_max;
  3442. radar_info->width_min = rs.width_min;
  3443. radar_info->width_max = rs.width_max;
  3444. /*TODO Find sidx_min and sidx_max */
  3445. radar_info->sidx_min = MS(reg0, RADAR_REPORT_REG0_PULSE_SIDX);
  3446. radar_info->sidx_max = MS(reg0, RADAR_REPORT_REG0_PULSE_SIDX);
  3447. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3448. "sending wmi radar found cmd pri_min %d pri_max %d width_min %d width_max %d sidx_min %d sidx_max %d\n",
  3449. radar_info->pri_min, radar_info->pri_max,
  3450. radar_info->width_min, radar_info->width_max,
  3451. radar_info->sidx_min, radar_info->sidx_max);
  3452. ieee80211_queue_work(ar->hw, &ar->radar_confirmation_work);
  3453. spin_unlock_bh(&ar->data_lock);
  3454. return;
  3455. }
  3456. radar_detected:
  3457. ath10k_radar_detected(ar);
  3458. }
  3459. static int ath10k_dfs_fft_report(struct ath10k *ar,
  3460. struct wmi_phyerr_ev_arg *phyerr,
  3461. const struct phyerr_fft_report *fftr,
  3462. u64 tsf)
  3463. {
  3464. u32 reg0, reg1;
  3465. u8 rssi, peak_mag;
  3466. reg0 = __le32_to_cpu(fftr->reg0);
  3467. reg1 = __le32_to_cpu(fftr->reg1);
  3468. rssi = phyerr->rssi_combined;
  3469. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3470. "wmi phyerr fft report total_gain_db %d base_pwr_db %d fft_chn_idx %d peak_sidx %d\n",
  3471. MS(reg0, SEARCH_FFT_REPORT_REG0_TOTAL_GAIN_DB),
  3472. MS(reg0, SEARCH_FFT_REPORT_REG0_BASE_PWR_DB),
  3473. MS(reg0, SEARCH_FFT_REPORT_REG0_FFT_CHN_IDX),
  3474. MS(reg0, SEARCH_FFT_REPORT_REG0_PEAK_SIDX));
  3475. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3476. "wmi phyerr fft report rel_pwr_db %d avgpwr_db %d peak_mag %d num_store_bin %d\n",
  3477. MS(reg1, SEARCH_FFT_REPORT_REG1_RELPWR_DB),
  3478. MS(reg1, SEARCH_FFT_REPORT_REG1_AVGPWR_DB),
  3479. MS(reg1, SEARCH_FFT_REPORT_REG1_PEAK_MAG),
  3480. MS(reg1, SEARCH_FFT_REPORT_REG1_NUM_STR_BINS_IB));
  3481. peak_mag = MS(reg1, SEARCH_FFT_REPORT_REG1_PEAK_MAG);
  3482. /* false event detection */
  3483. if (rssi == DFS_RSSI_POSSIBLY_FALSE &&
  3484. peak_mag < 2 * DFS_PEAK_MAG_THOLD_POSSIBLY_FALSE) {
  3485. ath10k_dbg(ar, ATH10K_DBG_REGULATORY, "dfs false pulse detected\n");
  3486. ATH10K_DFS_STAT_INC(ar, pulses_discarded);
  3487. return -EINVAL;
  3488. }
  3489. return 0;
  3490. }
  3491. void ath10k_wmi_event_dfs(struct ath10k *ar,
  3492. struct wmi_phyerr_ev_arg *phyerr,
  3493. u64 tsf)
  3494. {
  3495. int buf_len, tlv_len, res, i = 0;
  3496. const struct phyerr_tlv *tlv;
  3497. const struct phyerr_radar_report *rr;
  3498. const struct phyerr_fft_report *fftr;
  3499. const u8 *tlv_buf;
  3500. buf_len = phyerr->buf_len;
  3501. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3502. "wmi event dfs err_code %d rssi %d tsfl 0x%X tsf64 0x%llX len %d\n",
  3503. phyerr->phy_err_code, phyerr->rssi_combined,
  3504. phyerr->tsf_timestamp, tsf, buf_len);
  3505. /* Skip event if DFS disabled */
  3506. if (!IS_ENABLED(CONFIG_ATH10K_DFS_CERTIFIED))
  3507. return;
  3508. ATH10K_DFS_STAT_INC(ar, pulses_total);
  3509. while (i < buf_len) {
  3510. if (i + sizeof(*tlv) > buf_len) {
  3511. ath10k_warn(ar, "too short buf for tlv header (%d)\n",
  3512. i);
  3513. return;
  3514. }
  3515. tlv = (struct phyerr_tlv *)&phyerr->buf[i];
  3516. tlv_len = __le16_to_cpu(tlv->len);
  3517. tlv_buf = &phyerr->buf[i + sizeof(*tlv)];
  3518. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3519. "wmi event dfs tlv_len %d tlv_tag 0x%02X tlv_sig 0x%02X\n",
  3520. tlv_len, tlv->tag, tlv->sig);
  3521. switch (tlv->tag) {
  3522. case PHYERR_TLV_TAG_RADAR_PULSE_SUMMARY:
  3523. if (i + sizeof(*tlv) + sizeof(*rr) > buf_len) {
  3524. ath10k_warn(ar, "too short radar pulse summary (%d)\n",
  3525. i);
  3526. return;
  3527. }
  3528. rr = (struct phyerr_radar_report *)tlv_buf;
  3529. ath10k_dfs_radar_report(ar, phyerr, rr, tsf);
  3530. break;
  3531. case PHYERR_TLV_TAG_SEARCH_FFT_REPORT:
  3532. if (i + sizeof(*tlv) + sizeof(*fftr) > buf_len) {
  3533. ath10k_warn(ar, "too short fft report (%d)\n",
  3534. i);
  3535. return;
  3536. }
  3537. fftr = (struct phyerr_fft_report *)tlv_buf;
  3538. res = ath10k_dfs_fft_report(ar, phyerr, fftr, tsf);
  3539. if (res)
  3540. return;
  3541. break;
  3542. }
  3543. i += sizeof(*tlv) + tlv_len;
  3544. }
  3545. }
  3546. void ath10k_wmi_event_spectral_scan(struct ath10k *ar,
  3547. struct wmi_phyerr_ev_arg *phyerr,
  3548. u64 tsf)
  3549. {
  3550. int buf_len, tlv_len, res, i = 0;
  3551. struct phyerr_tlv *tlv;
  3552. const void *tlv_buf;
  3553. const struct phyerr_fft_report *fftr;
  3554. size_t fftr_len;
  3555. buf_len = phyerr->buf_len;
  3556. while (i < buf_len) {
  3557. if (i + sizeof(*tlv) > buf_len) {
  3558. ath10k_warn(ar, "failed to parse phyerr tlv header at byte %d\n",
  3559. i);
  3560. return;
  3561. }
  3562. tlv = (struct phyerr_tlv *)&phyerr->buf[i];
  3563. tlv_len = __le16_to_cpu(tlv->len);
  3564. tlv_buf = &phyerr->buf[i + sizeof(*tlv)];
  3565. if (i + sizeof(*tlv) + tlv_len > buf_len) {
  3566. ath10k_warn(ar, "failed to parse phyerr tlv payload at byte %d\n",
  3567. i);
  3568. return;
  3569. }
  3570. switch (tlv->tag) {
  3571. case PHYERR_TLV_TAG_SEARCH_FFT_REPORT:
  3572. if (sizeof(*fftr) > tlv_len) {
  3573. ath10k_warn(ar, "failed to parse fft report at byte %d\n",
  3574. i);
  3575. return;
  3576. }
  3577. fftr_len = tlv_len - sizeof(*fftr);
  3578. fftr = tlv_buf;
  3579. res = ath10k_spectral_process_fft(ar, phyerr,
  3580. fftr, fftr_len,
  3581. tsf);
  3582. if (res < 0) {
  3583. ath10k_dbg(ar, ATH10K_DBG_WMI, "failed to process fft report: %d\n",
  3584. res);
  3585. return;
  3586. }
  3587. break;
  3588. }
  3589. i += sizeof(*tlv) + tlv_len;
  3590. }
  3591. }
  3592. static int ath10k_wmi_op_pull_phyerr_ev_hdr(struct ath10k *ar,
  3593. struct sk_buff *skb,
  3594. struct wmi_phyerr_hdr_arg *arg)
  3595. {
  3596. struct wmi_phyerr_event *ev = (void *)skb->data;
  3597. if (skb->len < sizeof(*ev))
  3598. return -EPROTO;
  3599. arg->num_phyerrs = __le32_to_cpu(ev->num_phyerrs);
  3600. arg->tsf_l32 = __le32_to_cpu(ev->tsf_l32);
  3601. arg->tsf_u32 = __le32_to_cpu(ev->tsf_u32);
  3602. arg->buf_len = skb->len - sizeof(*ev);
  3603. arg->phyerrs = ev->phyerrs;
  3604. return 0;
  3605. }
  3606. static int ath10k_wmi_10_4_op_pull_phyerr_ev_hdr(struct ath10k *ar,
  3607. struct sk_buff *skb,
  3608. struct wmi_phyerr_hdr_arg *arg)
  3609. {
  3610. struct wmi_10_4_phyerr_event *ev = (void *)skb->data;
  3611. if (skb->len < sizeof(*ev))
  3612. return -EPROTO;
  3613. /* 10.4 firmware always reports only one phyerr */
  3614. arg->num_phyerrs = 1;
  3615. arg->tsf_l32 = __le32_to_cpu(ev->tsf_l32);
  3616. arg->tsf_u32 = __le32_to_cpu(ev->tsf_u32);
  3617. arg->buf_len = skb->len;
  3618. arg->phyerrs = skb->data;
  3619. return 0;
  3620. }
  3621. int ath10k_wmi_op_pull_phyerr_ev(struct ath10k *ar,
  3622. const void *phyerr_buf,
  3623. int left_len,
  3624. struct wmi_phyerr_ev_arg *arg)
  3625. {
  3626. const struct wmi_phyerr *phyerr = phyerr_buf;
  3627. int i;
  3628. if (left_len < sizeof(*phyerr)) {
  3629. ath10k_warn(ar, "wrong phyerr event head len %d (need: >=%zd)\n",
  3630. left_len, sizeof(*phyerr));
  3631. return -EINVAL;
  3632. }
  3633. arg->tsf_timestamp = __le32_to_cpu(phyerr->tsf_timestamp);
  3634. arg->freq1 = __le16_to_cpu(phyerr->freq1);
  3635. arg->freq2 = __le16_to_cpu(phyerr->freq2);
  3636. arg->rssi_combined = phyerr->rssi_combined;
  3637. arg->chan_width_mhz = phyerr->chan_width_mhz;
  3638. arg->buf_len = __le32_to_cpu(phyerr->buf_len);
  3639. arg->buf = phyerr->buf;
  3640. arg->hdr_len = sizeof(*phyerr);
  3641. for (i = 0; i < 4; i++)
  3642. arg->nf_chains[i] = __le16_to_cpu(phyerr->nf_chains[i]);
  3643. switch (phyerr->phy_err_code) {
  3644. case PHY_ERROR_GEN_SPECTRAL_SCAN:
  3645. arg->phy_err_code = PHY_ERROR_SPECTRAL_SCAN;
  3646. break;
  3647. case PHY_ERROR_GEN_FALSE_RADAR_EXT:
  3648. arg->phy_err_code = PHY_ERROR_FALSE_RADAR_EXT;
  3649. break;
  3650. case PHY_ERROR_GEN_RADAR:
  3651. arg->phy_err_code = PHY_ERROR_RADAR;
  3652. break;
  3653. default:
  3654. arg->phy_err_code = PHY_ERROR_UNKNOWN;
  3655. break;
  3656. }
  3657. return 0;
  3658. }
  3659. static int ath10k_wmi_10_4_op_pull_phyerr_ev(struct ath10k *ar,
  3660. const void *phyerr_buf,
  3661. int left_len,
  3662. struct wmi_phyerr_ev_arg *arg)
  3663. {
  3664. const struct wmi_10_4_phyerr_event *phyerr = phyerr_buf;
  3665. u32 phy_err_mask;
  3666. int i;
  3667. if (left_len < sizeof(*phyerr)) {
  3668. ath10k_warn(ar, "wrong phyerr event head len %d (need: >=%zd)\n",
  3669. left_len, sizeof(*phyerr));
  3670. return -EINVAL;
  3671. }
  3672. arg->tsf_timestamp = __le32_to_cpu(phyerr->tsf_timestamp);
  3673. arg->freq1 = __le16_to_cpu(phyerr->freq1);
  3674. arg->freq2 = __le16_to_cpu(phyerr->freq2);
  3675. arg->rssi_combined = phyerr->rssi_combined;
  3676. arg->chan_width_mhz = phyerr->chan_width_mhz;
  3677. arg->buf_len = __le32_to_cpu(phyerr->buf_len);
  3678. arg->buf = phyerr->buf;
  3679. arg->hdr_len = sizeof(*phyerr);
  3680. for (i = 0; i < 4; i++)
  3681. arg->nf_chains[i] = __le16_to_cpu(phyerr->nf_chains[i]);
  3682. phy_err_mask = __le32_to_cpu(phyerr->phy_err_mask[0]);
  3683. if (phy_err_mask & PHY_ERROR_10_4_SPECTRAL_SCAN_MASK)
  3684. arg->phy_err_code = PHY_ERROR_SPECTRAL_SCAN;
  3685. else if (phy_err_mask & PHY_ERROR_10_4_RADAR_MASK)
  3686. arg->phy_err_code = PHY_ERROR_RADAR;
  3687. else
  3688. arg->phy_err_code = PHY_ERROR_UNKNOWN;
  3689. return 0;
  3690. }
  3691. void ath10k_wmi_event_phyerr(struct ath10k *ar, struct sk_buff *skb)
  3692. {
  3693. struct wmi_phyerr_hdr_arg hdr_arg = {};
  3694. struct wmi_phyerr_ev_arg phyerr_arg = {};
  3695. const void *phyerr;
  3696. u32 count, i, buf_len, phy_err_code;
  3697. u64 tsf;
  3698. int left_len, ret;
  3699. ATH10K_DFS_STAT_INC(ar, phy_errors);
  3700. ret = ath10k_wmi_pull_phyerr_hdr(ar, skb, &hdr_arg);
  3701. if (ret) {
  3702. ath10k_warn(ar, "failed to parse phyerr event hdr: %d\n", ret);
  3703. return;
  3704. }
  3705. /* Check number of included events */
  3706. count = hdr_arg.num_phyerrs;
  3707. left_len = hdr_arg.buf_len;
  3708. tsf = hdr_arg.tsf_u32;
  3709. tsf <<= 32;
  3710. tsf |= hdr_arg.tsf_l32;
  3711. ath10k_dbg(ar, ATH10K_DBG_WMI,
  3712. "wmi event phyerr count %d tsf64 0x%llX\n",
  3713. count, tsf);
  3714. phyerr = hdr_arg.phyerrs;
  3715. for (i = 0; i < count; i++) {
  3716. ret = ath10k_wmi_pull_phyerr(ar, phyerr, left_len, &phyerr_arg);
  3717. if (ret) {
  3718. ath10k_warn(ar, "failed to parse phyerr event (%d)\n",
  3719. i);
  3720. return;
  3721. }
  3722. left_len -= phyerr_arg.hdr_len;
  3723. buf_len = phyerr_arg.buf_len;
  3724. phy_err_code = phyerr_arg.phy_err_code;
  3725. if (left_len < buf_len) {
  3726. ath10k_warn(ar, "single event (%d) wrong buf len\n", i);
  3727. return;
  3728. }
  3729. left_len -= buf_len;
  3730. switch (phy_err_code) {
  3731. case PHY_ERROR_RADAR:
  3732. ath10k_wmi_event_dfs(ar, &phyerr_arg, tsf);
  3733. break;
  3734. case PHY_ERROR_SPECTRAL_SCAN:
  3735. ath10k_wmi_event_spectral_scan(ar, &phyerr_arg, tsf);
  3736. break;
  3737. case PHY_ERROR_FALSE_RADAR_EXT:
  3738. ath10k_wmi_event_dfs(ar, &phyerr_arg, tsf);
  3739. ath10k_wmi_event_spectral_scan(ar, &phyerr_arg, tsf);
  3740. break;
  3741. default:
  3742. break;
  3743. }
  3744. phyerr = phyerr + phyerr_arg.hdr_len + buf_len;
  3745. }
  3746. }
  3747. static int
  3748. ath10k_wmi_10_4_op_pull_dfs_status_ev(struct ath10k *ar, struct sk_buff *skb,
  3749. struct wmi_dfs_status_ev_arg *arg)
  3750. {
  3751. struct wmi_dfs_status_ev_arg *ev = (void *)skb->data;
  3752. if (skb->len < sizeof(*ev))
  3753. return -EPROTO;
  3754. arg->status = ev->status;
  3755. return 0;
  3756. }
  3757. static void
  3758. ath10k_wmi_event_dfs_status_check(struct ath10k *ar, struct sk_buff *skb)
  3759. {
  3760. struct wmi_dfs_status_ev_arg status_arg = {};
  3761. int ret;
  3762. ret = ath10k_wmi_pull_dfs_status(ar, skb, &status_arg);
  3763. if (ret) {
  3764. ath10k_warn(ar, "failed to parse dfs status event: %d\n", ret);
  3765. return;
  3766. }
  3767. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3768. "dfs status event received from fw: %d\n",
  3769. status_arg.status);
  3770. /* Even in case of radar detection failure we follow the same
  3771. * behaviour as if radar is detected i.e to switch to a different
  3772. * channel.
  3773. */
  3774. if (status_arg.status == WMI_HW_RADAR_DETECTED ||
  3775. status_arg.status == WMI_RADAR_DETECTION_FAIL)
  3776. ath10k_radar_detected(ar);
  3777. complete(&ar->wmi.radar_confirm);
  3778. }
  3779. void ath10k_wmi_event_roam(struct ath10k *ar, struct sk_buff *skb)
  3780. {
  3781. struct wmi_roam_ev_arg arg = {};
  3782. int ret;
  3783. u32 vdev_id;
  3784. u32 reason;
  3785. s32 rssi;
  3786. ret = ath10k_wmi_pull_roam_ev(ar, skb, &arg);
  3787. if (ret) {
  3788. ath10k_warn(ar, "failed to parse roam event: %d\n", ret);
  3789. return;
  3790. }
  3791. vdev_id = __le32_to_cpu(arg.vdev_id);
  3792. reason = __le32_to_cpu(arg.reason);
  3793. rssi = __le32_to_cpu(arg.rssi);
  3794. rssi += WMI_SPECTRAL_NOISE_FLOOR_REF_DEFAULT;
  3795. ath10k_dbg(ar, ATH10K_DBG_WMI,
  3796. "wmi roam event vdev %u reason 0x%08x rssi %d\n",
  3797. vdev_id, reason, rssi);
  3798. if (reason >= WMI_ROAM_REASON_MAX)
  3799. ath10k_warn(ar, "ignoring unknown roam event reason %d on vdev %i\n",
  3800. reason, vdev_id);
  3801. switch (reason) {
  3802. case WMI_ROAM_REASON_BEACON_MISS:
  3803. ath10k_mac_handle_beacon_miss(ar, vdev_id);
  3804. break;
  3805. case WMI_ROAM_REASON_BETTER_AP:
  3806. case WMI_ROAM_REASON_LOW_RSSI:
  3807. case WMI_ROAM_REASON_SUITABLE_AP_FOUND:
  3808. case WMI_ROAM_REASON_HO_FAILED:
  3809. ath10k_warn(ar, "ignoring not implemented roam event reason %d on vdev %i\n",
  3810. reason, vdev_id);
  3811. break;
  3812. }
  3813. }
  3814. void ath10k_wmi_event_profile_match(struct ath10k *ar, struct sk_buff *skb)
  3815. {
  3816. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_PROFILE_MATCH\n");
  3817. }
  3818. void ath10k_wmi_event_debug_print(struct ath10k *ar, struct sk_buff *skb)
  3819. {
  3820. char buf[101], c;
  3821. int i;
  3822. for (i = 0; i < sizeof(buf) - 1; i++) {
  3823. if (i >= skb->len)
  3824. break;
  3825. c = skb->data[i];
  3826. if (c == '\0')
  3827. break;
  3828. if (isascii(c) && isprint(c))
  3829. buf[i] = c;
  3830. else
  3831. buf[i] = '.';
  3832. }
  3833. if (i == sizeof(buf) - 1)
  3834. ath10k_warn(ar, "wmi debug print truncated: %d\n", skb->len);
  3835. /* for some reason the debug prints end with \n, remove that */
  3836. if (skb->data[i - 1] == '\n')
  3837. i--;
  3838. /* the last byte is always reserved for the null character */
  3839. buf[i] = '\0';
  3840. ath10k_dbg(ar, ATH10K_DBG_WMI_PRINT, "wmi print '%s'\n", buf);
  3841. }
  3842. void ath10k_wmi_event_pdev_qvit(struct ath10k *ar, struct sk_buff *skb)
  3843. {
  3844. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_PDEV_QVIT_EVENTID\n");
  3845. }
  3846. void ath10k_wmi_event_wlan_profile_data(struct ath10k *ar, struct sk_buff *skb)
  3847. {
  3848. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_WLAN_PROFILE_DATA_EVENTID\n");
  3849. }
  3850. void ath10k_wmi_event_rtt_measurement_report(struct ath10k *ar,
  3851. struct sk_buff *skb)
  3852. {
  3853. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_RTT_MEASUREMENT_REPORT_EVENTID\n");
  3854. }
  3855. void ath10k_wmi_event_tsf_measurement_report(struct ath10k *ar,
  3856. struct sk_buff *skb)
  3857. {
  3858. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_TSF_MEASUREMENT_REPORT_EVENTID\n");
  3859. }
  3860. void ath10k_wmi_event_rtt_error_report(struct ath10k *ar, struct sk_buff *skb)
  3861. {
  3862. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_RTT_ERROR_REPORT_EVENTID\n");
  3863. }
  3864. void ath10k_wmi_event_wow_wakeup_host(struct ath10k *ar, struct sk_buff *skb)
  3865. {
  3866. struct wmi_wow_ev_arg ev = {};
  3867. int ret;
  3868. complete(&ar->wow.wakeup_completed);
  3869. ret = ath10k_wmi_pull_wow_event(ar, skb, &ev);
  3870. if (ret) {
  3871. ath10k_warn(ar, "failed to parse wow wakeup event: %d\n", ret);
  3872. return;
  3873. }
  3874. ath10k_dbg(ar, ATH10K_DBG_WMI, "wow wakeup host reason %s\n",
  3875. wow_reason(ev.wake_reason));
  3876. }
  3877. void ath10k_wmi_event_dcs_interference(struct ath10k *ar, struct sk_buff *skb)
  3878. {
  3879. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_DCS_INTERFERENCE_EVENTID\n");
  3880. }
  3881. static u8 ath10k_tpc_config_get_rate(struct ath10k *ar,
  3882. struct wmi_pdev_tpc_config_event *ev,
  3883. u32 rate_idx, u32 num_chains,
  3884. u32 rate_code, u8 type)
  3885. {
  3886. u8 tpc, num_streams, preamble, ch, stm_idx;
  3887. num_streams = ATH10K_HW_NSS(rate_code);
  3888. preamble = ATH10K_HW_PREAMBLE(rate_code);
  3889. ch = num_chains - 1;
  3890. tpc = min_t(u8, ev->rates_array[rate_idx], ev->max_reg_allow_pow[ch]);
  3891. if (__le32_to_cpu(ev->num_tx_chain) <= 1)
  3892. goto out;
  3893. if (preamble == WMI_RATE_PREAMBLE_CCK)
  3894. goto out;
  3895. stm_idx = num_streams - 1;
  3896. if (num_chains <= num_streams)
  3897. goto out;
  3898. switch (type) {
  3899. case WMI_TPC_TABLE_TYPE_STBC:
  3900. tpc = min_t(u8, tpc,
  3901. ev->max_reg_allow_pow_agstbc[ch - 1][stm_idx]);
  3902. break;
  3903. case WMI_TPC_TABLE_TYPE_TXBF:
  3904. tpc = min_t(u8, tpc,
  3905. ev->max_reg_allow_pow_agtxbf[ch - 1][stm_idx]);
  3906. break;
  3907. case WMI_TPC_TABLE_TYPE_CDD:
  3908. tpc = min_t(u8, tpc,
  3909. ev->max_reg_allow_pow_agcdd[ch - 1][stm_idx]);
  3910. break;
  3911. default:
  3912. ath10k_warn(ar, "unknown wmi tpc table type: %d\n", type);
  3913. tpc = 0;
  3914. break;
  3915. }
  3916. out:
  3917. return tpc;
  3918. }
  3919. static void ath10k_tpc_config_disp_tables(struct ath10k *ar,
  3920. struct wmi_pdev_tpc_config_event *ev,
  3921. struct ath10k_tpc_stats *tpc_stats,
  3922. u8 *rate_code, u16 *pream_table, u8 type)
  3923. {
  3924. u32 i, j, pream_idx, flags;
  3925. u8 tpc[WMI_TPC_TX_N_CHAIN];
  3926. char tpc_value[WMI_TPC_TX_N_CHAIN * WMI_TPC_BUF_SIZE];
  3927. char buff[WMI_TPC_BUF_SIZE];
  3928. flags = __le32_to_cpu(ev->flags);
  3929. switch (type) {
  3930. case WMI_TPC_TABLE_TYPE_CDD:
  3931. if (!(flags & WMI_TPC_CONFIG_EVENT_FLAG_TABLE_CDD)) {
  3932. ath10k_dbg(ar, ATH10K_DBG_WMI, "CDD not supported\n");
  3933. tpc_stats->flag[type] = ATH10K_TPC_TABLE_TYPE_FLAG;
  3934. return;
  3935. }
  3936. break;
  3937. case WMI_TPC_TABLE_TYPE_STBC:
  3938. if (!(flags & WMI_TPC_CONFIG_EVENT_FLAG_TABLE_STBC)) {
  3939. ath10k_dbg(ar, ATH10K_DBG_WMI, "STBC not supported\n");
  3940. tpc_stats->flag[type] = ATH10K_TPC_TABLE_TYPE_FLAG;
  3941. return;
  3942. }
  3943. break;
  3944. case WMI_TPC_TABLE_TYPE_TXBF:
  3945. if (!(flags & WMI_TPC_CONFIG_EVENT_FLAG_TABLE_TXBF)) {
  3946. ath10k_dbg(ar, ATH10K_DBG_WMI, "TXBF not supported\n");
  3947. tpc_stats->flag[type] = ATH10K_TPC_TABLE_TYPE_FLAG;
  3948. return;
  3949. }
  3950. break;
  3951. default:
  3952. ath10k_dbg(ar, ATH10K_DBG_WMI,
  3953. "invalid table type in wmi tpc event: %d\n", type);
  3954. return;
  3955. }
  3956. pream_idx = 0;
  3957. for (i = 0; i < __le32_to_cpu(ev->rate_max); i++) {
  3958. memset(tpc_value, 0, sizeof(tpc_value));
  3959. memset(buff, 0, sizeof(buff));
  3960. if (i == pream_table[pream_idx])
  3961. pream_idx++;
  3962. for (j = 0; j < WMI_TPC_TX_N_CHAIN; j++) {
  3963. if (j >= __le32_to_cpu(ev->num_tx_chain))
  3964. break;
  3965. tpc[j] = ath10k_tpc_config_get_rate(ar, ev, i, j + 1,
  3966. rate_code[i],
  3967. type);
  3968. snprintf(buff, sizeof(buff), "%8d ", tpc[j]);
  3969. strlcat(tpc_value, buff, sizeof(tpc_value));
  3970. }
  3971. tpc_stats->tpc_table[type].pream_idx[i] = pream_idx;
  3972. tpc_stats->tpc_table[type].rate_code[i] = rate_code[i];
  3973. memcpy(tpc_stats->tpc_table[type].tpc_value[i],
  3974. tpc_value, sizeof(tpc_value));
  3975. }
  3976. }
  3977. void ath10k_wmi_tpc_config_get_rate_code(u8 *rate_code, u16 *pream_table,
  3978. u32 num_tx_chain)
  3979. {
  3980. u32 i, j, pream_idx;
  3981. u8 rate_idx;
  3982. /* Create the rate code table based on the chains supported */
  3983. rate_idx = 0;
  3984. pream_idx = 0;
  3985. /* Fill CCK rate code */
  3986. for (i = 0; i < 4; i++) {
  3987. rate_code[rate_idx] =
  3988. ATH10K_HW_RATECODE(i, 0, WMI_RATE_PREAMBLE_CCK);
  3989. rate_idx++;
  3990. }
  3991. pream_table[pream_idx] = rate_idx;
  3992. pream_idx++;
  3993. /* Fill OFDM rate code */
  3994. for (i = 0; i < 8; i++) {
  3995. rate_code[rate_idx] =
  3996. ATH10K_HW_RATECODE(i, 0, WMI_RATE_PREAMBLE_OFDM);
  3997. rate_idx++;
  3998. }
  3999. pream_table[pream_idx] = rate_idx;
  4000. pream_idx++;
  4001. /* Fill HT20 rate code */
  4002. for (i = 0; i < num_tx_chain; i++) {
  4003. for (j = 0; j < 8; j++) {
  4004. rate_code[rate_idx] =
  4005. ATH10K_HW_RATECODE(j, i, WMI_RATE_PREAMBLE_HT);
  4006. rate_idx++;
  4007. }
  4008. }
  4009. pream_table[pream_idx] = rate_idx;
  4010. pream_idx++;
  4011. /* Fill HT40 rate code */
  4012. for (i = 0; i < num_tx_chain; i++) {
  4013. for (j = 0; j < 8; j++) {
  4014. rate_code[rate_idx] =
  4015. ATH10K_HW_RATECODE(j, i, WMI_RATE_PREAMBLE_HT);
  4016. rate_idx++;
  4017. }
  4018. }
  4019. pream_table[pream_idx] = rate_idx;
  4020. pream_idx++;
  4021. /* Fill VHT20 rate code */
  4022. for (i = 0; i < num_tx_chain; i++) {
  4023. for (j = 0; j < 10; j++) {
  4024. rate_code[rate_idx] =
  4025. ATH10K_HW_RATECODE(j, i, WMI_RATE_PREAMBLE_VHT);
  4026. rate_idx++;
  4027. }
  4028. }
  4029. pream_table[pream_idx] = rate_idx;
  4030. pream_idx++;
  4031. /* Fill VHT40 rate code */
  4032. for (i = 0; i < num_tx_chain; i++) {
  4033. for (j = 0; j < 10; j++) {
  4034. rate_code[rate_idx] =
  4035. ATH10K_HW_RATECODE(j, i, WMI_RATE_PREAMBLE_VHT);
  4036. rate_idx++;
  4037. }
  4038. }
  4039. pream_table[pream_idx] = rate_idx;
  4040. pream_idx++;
  4041. /* Fill VHT80 rate code */
  4042. for (i = 0; i < num_tx_chain; i++) {
  4043. for (j = 0; j < 10; j++) {
  4044. rate_code[rate_idx] =
  4045. ATH10K_HW_RATECODE(j, i, WMI_RATE_PREAMBLE_VHT);
  4046. rate_idx++;
  4047. }
  4048. }
  4049. pream_table[pream_idx] = rate_idx;
  4050. pream_idx++;
  4051. rate_code[rate_idx++] =
  4052. ATH10K_HW_RATECODE(0, 0, WMI_RATE_PREAMBLE_CCK);
  4053. rate_code[rate_idx++] =
  4054. ATH10K_HW_RATECODE(0, 0, WMI_RATE_PREAMBLE_OFDM);
  4055. rate_code[rate_idx++] =
  4056. ATH10K_HW_RATECODE(0, 0, WMI_RATE_PREAMBLE_CCK);
  4057. rate_code[rate_idx++] =
  4058. ATH10K_HW_RATECODE(0, 0, WMI_RATE_PREAMBLE_OFDM);
  4059. rate_code[rate_idx++] =
  4060. ATH10K_HW_RATECODE(0, 0, WMI_RATE_PREAMBLE_OFDM);
  4061. pream_table[pream_idx] = ATH10K_TPC_PREAM_TABLE_END;
  4062. }
  4063. void ath10k_wmi_event_pdev_tpc_config(struct ath10k *ar, struct sk_buff *skb)
  4064. {
  4065. u32 num_tx_chain;
  4066. u8 rate_code[WMI_TPC_RATE_MAX];
  4067. u16 pream_table[WMI_TPC_PREAM_TABLE_MAX];
  4068. struct wmi_pdev_tpc_config_event *ev;
  4069. struct ath10k_tpc_stats *tpc_stats;
  4070. ev = (struct wmi_pdev_tpc_config_event *)skb->data;
  4071. tpc_stats = kzalloc(sizeof(*tpc_stats), GFP_ATOMIC);
  4072. if (!tpc_stats)
  4073. return;
  4074. num_tx_chain = __le32_to_cpu(ev->num_tx_chain);
  4075. if (num_tx_chain > WMI_TPC_TX_N_CHAIN) {
  4076. ath10k_warn(ar, "number of tx chain is %d greater than TPC configured tx chain %d\n",
  4077. num_tx_chain, WMI_TPC_TX_N_CHAIN);
  4078. return;
  4079. }
  4080. ath10k_wmi_tpc_config_get_rate_code(rate_code, pream_table,
  4081. num_tx_chain);
  4082. tpc_stats->chan_freq = __le32_to_cpu(ev->chan_freq);
  4083. tpc_stats->phy_mode = __le32_to_cpu(ev->phy_mode);
  4084. tpc_stats->ctl = __le32_to_cpu(ev->ctl);
  4085. tpc_stats->reg_domain = __le32_to_cpu(ev->reg_domain);
  4086. tpc_stats->twice_antenna_gain = a_sle32_to_cpu(ev->twice_antenna_gain);
  4087. tpc_stats->twice_antenna_reduction =
  4088. __le32_to_cpu(ev->twice_antenna_reduction);
  4089. tpc_stats->power_limit = __le32_to_cpu(ev->power_limit);
  4090. tpc_stats->twice_max_rd_power = __le32_to_cpu(ev->twice_max_rd_power);
  4091. tpc_stats->num_tx_chain = __le32_to_cpu(ev->num_tx_chain);
  4092. tpc_stats->rate_max = __le32_to_cpu(ev->rate_max);
  4093. ath10k_tpc_config_disp_tables(ar, ev, tpc_stats,
  4094. rate_code, pream_table,
  4095. WMI_TPC_TABLE_TYPE_CDD);
  4096. ath10k_tpc_config_disp_tables(ar, ev, tpc_stats,
  4097. rate_code, pream_table,
  4098. WMI_TPC_TABLE_TYPE_STBC);
  4099. ath10k_tpc_config_disp_tables(ar, ev, tpc_stats,
  4100. rate_code, pream_table,
  4101. WMI_TPC_TABLE_TYPE_TXBF);
  4102. ath10k_debug_tpc_stats_process(ar, tpc_stats);
  4103. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4104. "wmi event tpc config channel %d mode %d ctl %d regd %d gain %d %d limit %d max_power %d tx_chanins %d rates %d\n",
  4105. __le32_to_cpu(ev->chan_freq),
  4106. __le32_to_cpu(ev->phy_mode),
  4107. __le32_to_cpu(ev->ctl),
  4108. __le32_to_cpu(ev->reg_domain),
  4109. a_sle32_to_cpu(ev->twice_antenna_gain),
  4110. __le32_to_cpu(ev->twice_antenna_reduction),
  4111. __le32_to_cpu(ev->power_limit),
  4112. __le32_to_cpu(ev->twice_max_rd_power) / 2,
  4113. __le32_to_cpu(ev->num_tx_chain),
  4114. __le32_to_cpu(ev->rate_max));
  4115. }
  4116. static u8
  4117. ath10k_wmi_tpc_final_get_rate(struct ath10k *ar,
  4118. struct wmi_pdev_tpc_final_table_event *ev,
  4119. u32 rate_idx, u32 num_chains,
  4120. u32 rate_code, u8 type, u32 pream_idx)
  4121. {
  4122. u8 tpc, num_streams, preamble, ch, stm_idx;
  4123. s8 pow_agcdd, pow_agstbc, pow_agtxbf;
  4124. int pream;
  4125. num_streams = ATH10K_HW_NSS(rate_code);
  4126. preamble = ATH10K_HW_PREAMBLE(rate_code);
  4127. ch = num_chains - 1;
  4128. stm_idx = num_streams - 1;
  4129. pream = -1;
  4130. if (__le32_to_cpu(ev->chan_freq) <= 2483) {
  4131. switch (pream_idx) {
  4132. case WMI_TPC_PREAM_2GHZ_CCK:
  4133. pream = 0;
  4134. break;
  4135. case WMI_TPC_PREAM_2GHZ_OFDM:
  4136. pream = 1;
  4137. break;
  4138. case WMI_TPC_PREAM_2GHZ_HT20:
  4139. case WMI_TPC_PREAM_2GHZ_VHT20:
  4140. pream = 2;
  4141. break;
  4142. case WMI_TPC_PREAM_2GHZ_HT40:
  4143. case WMI_TPC_PREAM_2GHZ_VHT40:
  4144. pream = 3;
  4145. break;
  4146. case WMI_TPC_PREAM_2GHZ_VHT80:
  4147. pream = 4;
  4148. break;
  4149. default:
  4150. pream = -1;
  4151. break;
  4152. }
  4153. }
  4154. if (__le32_to_cpu(ev->chan_freq) >= 5180) {
  4155. switch (pream_idx) {
  4156. case WMI_TPC_PREAM_5GHZ_OFDM:
  4157. pream = 0;
  4158. break;
  4159. case WMI_TPC_PREAM_5GHZ_HT20:
  4160. case WMI_TPC_PREAM_5GHZ_VHT20:
  4161. pream = 1;
  4162. break;
  4163. case WMI_TPC_PREAM_5GHZ_HT40:
  4164. case WMI_TPC_PREAM_5GHZ_VHT40:
  4165. pream = 2;
  4166. break;
  4167. case WMI_TPC_PREAM_5GHZ_VHT80:
  4168. pream = 3;
  4169. break;
  4170. case WMI_TPC_PREAM_5GHZ_HTCUP:
  4171. pream = 4;
  4172. break;
  4173. default:
  4174. pream = -1;
  4175. break;
  4176. }
  4177. }
  4178. if (pream == 4)
  4179. tpc = min_t(u8, ev->rates_array[rate_idx],
  4180. ev->max_reg_allow_pow[ch]);
  4181. else
  4182. tpc = min_t(u8, min_t(u8, ev->rates_array[rate_idx],
  4183. ev->max_reg_allow_pow[ch]),
  4184. ev->ctl_power_table[0][pream][stm_idx]);
  4185. if (__le32_to_cpu(ev->num_tx_chain) <= 1)
  4186. goto out;
  4187. if (preamble == WMI_RATE_PREAMBLE_CCK)
  4188. goto out;
  4189. if (num_chains <= num_streams)
  4190. goto out;
  4191. switch (type) {
  4192. case WMI_TPC_TABLE_TYPE_STBC:
  4193. pow_agstbc = ev->max_reg_allow_pow_agstbc[ch - 1][stm_idx];
  4194. if (pream == 4)
  4195. tpc = min_t(u8, tpc, pow_agstbc);
  4196. else
  4197. tpc = min_t(u8, min_t(u8, tpc, pow_agstbc),
  4198. ev->ctl_power_table[0][pream][stm_idx]);
  4199. break;
  4200. case WMI_TPC_TABLE_TYPE_TXBF:
  4201. pow_agtxbf = ev->max_reg_allow_pow_agtxbf[ch - 1][stm_idx];
  4202. if (pream == 4)
  4203. tpc = min_t(u8, tpc, pow_agtxbf);
  4204. else
  4205. tpc = min_t(u8, min_t(u8, tpc, pow_agtxbf),
  4206. ev->ctl_power_table[1][pream][stm_idx]);
  4207. break;
  4208. case WMI_TPC_TABLE_TYPE_CDD:
  4209. pow_agcdd = ev->max_reg_allow_pow_agcdd[ch - 1][stm_idx];
  4210. if (pream == 4)
  4211. tpc = min_t(u8, tpc, pow_agcdd);
  4212. else
  4213. tpc = min_t(u8, min_t(u8, tpc, pow_agcdd),
  4214. ev->ctl_power_table[0][pream][stm_idx]);
  4215. break;
  4216. default:
  4217. ath10k_warn(ar, "unknown wmi tpc final table type: %d\n", type);
  4218. tpc = 0;
  4219. break;
  4220. }
  4221. out:
  4222. return tpc;
  4223. }
  4224. static void
  4225. ath10k_wmi_tpc_stats_final_disp_tables(struct ath10k *ar,
  4226. struct wmi_pdev_tpc_final_table_event *ev,
  4227. struct ath10k_tpc_stats_final *tpc_stats,
  4228. u8 *rate_code, u16 *pream_table, u8 type)
  4229. {
  4230. u32 i, j, pream_idx, flags;
  4231. u8 tpc[WMI_TPC_TX_N_CHAIN];
  4232. char tpc_value[WMI_TPC_TX_N_CHAIN * WMI_TPC_BUF_SIZE];
  4233. char buff[WMI_TPC_BUF_SIZE];
  4234. flags = __le32_to_cpu(ev->flags);
  4235. switch (type) {
  4236. case WMI_TPC_TABLE_TYPE_CDD:
  4237. if (!(flags & WMI_TPC_CONFIG_EVENT_FLAG_TABLE_CDD)) {
  4238. ath10k_dbg(ar, ATH10K_DBG_WMI, "CDD not supported\n");
  4239. tpc_stats->flag[type] = ATH10K_TPC_TABLE_TYPE_FLAG;
  4240. return;
  4241. }
  4242. break;
  4243. case WMI_TPC_TABLE_TYPE_STBC:
  4244. if (!(flags & WMI_TPC_CONFIG_EVENT_FLAG_TABLE_STBC)) {
  4245. ath10k_dbg(ar, ATH10K_DBG_WMI, "STBC not supported\n");
  4246. tpc_stats->flag[type] = ATH10K_TPC_TABLE_TYPE_FLAG;
  4247. return;
  4248. }
  4249. break;
  4250. case WMI_TPC_TABLE_TYPE_TXBF:
  4251. if (!(flags & WMI_TPC_CONFIG_EVENT_FLAG_TABLE_TXBF)) {
  4252. ath10k_dbg(ar, ATH10K_DBG_WMI, "TXBF not supported\n");
  4253. tpc_stats->flag[type] = ATH10K_TPC_TABLE_TYPE_FLAG;
  4254. return;
  4255. }
  4256. break;
  4257. default:
  4258. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4259. "invalid table type in wmi tpc event: %d\n", type);
  4260. return;
  4261. }
  4262. pream_idx = 0;
  4263. for (i = 0; i < __le32_to_cpu(ev->rate_max); i++) {
  4264. memset(tpc_value, 0, sizeof(tpc_value));
  4265. memset(buff, 0, sizeof(buff));
  4266. if (i == pream_table[pream_idx])
  4267. pream_idx++;
  4268. for (j = 0; j < WMI_TPC_TX_N_CHAIN; j++) {
  4269. if (j >= __le32_to_cpu(ev->num_tx_chain))
  4270. break;
  4271. tpc[j] = ath10k_wmi_tpc_final_get_rate(ar, ev, i, j + 1,
  4272. rate_code[i],
  4273. type, pream_idx);
  4274. snprintf(buff, sizeof(buff), "%8d ", tpc[j]);
  4275. strlcat(tpc_value, buff, sizeof(tpc_value));
  4276. }
  4277. tpc_stats->tpc_table_final[type].pream_idx[i] = pream_idx;
  4278. tpc_stats->tpc_table_final[type].rate_code[i] = rate_code[i];
  4279. memcpy(tpc_stats->tpc_table_final[type].tpc_value[i],
  4280. tpc_value, sizeof(tpc_value));
  4281. }
  4282. }
  4283. void ath10k_wmi_event_tpc_final_table(struct ath10k *ar, struct sk_buff *skb)
  4284. {
  4285. u32 num_tx_chain;
  4286. u8 rate_code[WMI_TPC_FINAL_RATE_MAX];
  4287. u16 pream_table[WMI_TPC_PREAM_TABLE_MAX];
  4288. struct wmi_pdev_tpc_final_table_event *ev;
  4289. struct ath10k_tpc_stats_final *tpc_stats;
  4290. ev = (struct wmi_pdev_tpc_final_table_event *)skb->data;
  4291. tpc_stats = kzalloc(sizeof(*tpc_stats), GFP_ATOMIC);
  4292. if (!tpc_stats)
  4293. return;
  4294. num_tx_chain = __le32_to_cpu(ev->num_tx_chain);
  4295. ath10k_wmi_tpc_config_get_rate_code(rate_code, pream_table,
  4296. num_tx_chain);
  4297. tpc_stats->chan_freq = __le32_to_cpu(ev->chan_freq);
  4298. tpc_stats->phy_mode = __le32_to_cpu(ev->phy_mode);
  4299. tpc_stats->ctl = __le32_to_cpu(ev->ctl);
  4300. tpc_stats->reg_domain = __le32_to_cpu(ev->reg_domain);
  4301. tpc_stats->twice_antenna_gain = a_sle32_to_cpu(ev->twice_antenna_gain);
  4302. tpc_stats->twice_antenna_reduction =
  4303. __le32_to_cpu(ev->twice_antenna_reduction);
  4304. tpc_stats->power_limit = __le32_to_cpu(ev->power_limit);
  4305. tpc_stats->twice_max_rd_power = __le32_to_cpu(ev->twice_max_rd_power);
  4306. tpc_stats->num_tx_chain = __le32_to_cpu(ev->num_tx_chain);
  4307. tpc_stats->rate_max = __le32_to_cpu(ev->rate_max);
  4308. ath10k_wmi_tpc_stats_final_disp_tables(ar, ev, tpc_stats,
  4309. rate_code, pream_table,
  4310. WMI_TPC_TABLE_TYPE_CDD);
  4311. ath10k_wmi_tpc_stats_final_disp_tables(ar, ev, tpc_stats,
  4312. rate_code, pream_table,
  4313. WMI_TPC_TABLE_TYPE_STBC);
  4314. ath10k_wmi_tpc_stats_final_disp_tables(ar, ev, tpc_stats,
  4315. rate_code, pream_table,
  4316. WMI_TPC_TABLE_TYPE_TXBF);
  4317. ath10k_debug_tpc_stats_final_process(ar, tpc_stats);
  4318. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4319. "wmi event tpc final table channel %d mode %d ctl %d regd %d gain %d %d limit %d max_power %d tx_chanins %d rates %d\n",
  4320. __le32_to_cpu(ev->chan_freq),
  4321. __le32_to_cpu(ev->phy_mode),
  4322. __le32_to_cpu(ev->ctl),
  4323. __le32_to_cpu(ev->reg_domain),
  4324. a_sle32_to_cpu(ev->twice_antenna_gain),
  4325. __le32_to_cpu(ev->twice_antenna_reduction),
  4326. __le32_to_cpu(ev->power_limit),
  4327. __le32_to_cpu(ev->twice_max_rd_power) / 2,
  4328. __le32_to_cpu(ev->num_tx_chain),
  4329. __le32_to_cpu(ev->rate_max));
  4330. }
  4331. static void
  4332. ath10k_wmi_handle_tdls_peer_event(struct ath10k *ar, struct sk_buff *skb)
  4333. {
  4334. struct wmi_tdls_peer_event *ev;
  4335. struct ath10k_peer *peer;
  4336. struct ath10k_vif *arvif;
  4337. int vdev_id;
  4338. int peer_status;
  4339. int peer_reason;
  4340. u8 reason;
  4341. if (skb->len < sizeof(*ev)) {
  4342. ath10k_err(ar, "received tdls peer event with invalid size (%d bytes)\n",
  4343. skb->len);
  4344. return;
  4345. }
  4346. ev = (struct wmi_tdls_peer_event *)skb->data;
  4347. vdev_id = __le32_to_cpu(ev->vdev_id);
  4348. peer_status = __le32_to_cpu(ev->peer_status);
  4349. peer_reason = __le32_to_cpu(ev->peer_reason);
  4350. spin_lock_bh(&ar->data_lock);
  4351. peer = ath10k_peer_find(ar, vdev_id, ev->peer_macaddr.addr);
  4352. spin_unlock_bh(&ar->data_lock);
  4353. if (!peer) {
  4354. ath10k_warn(ar, "failed to find peer entry for %pM\n",
  4355. ev->peer_macaddr.addr);
  4356. return;
  4357. }
  4358. switch (peer_status) {
  4359. case WMI_TDLS_SHOULD_TEARDOWN:
  4360. switch (peer_reason) {
  4361. case WMI_TDLS_TEARDOWN_REASON_PTR_TIMEOUT:
  4362. case WMI_TDLS_TEARDOWN_REASON_NO_RESPONSE:
  4363. case WMI_TDLS_TEARDOWN_REASON_RSSI:
  4364. reason = WLAN_REASON_TDLS_TEARDOWN_UNREACHABLE;
  4365. break;
  4366. default:
  4367. reason = WLAN_REASON_TDLS_TEARDOWN_UNSPECIFIED;
  4368. break;
  4369. }
  4370. arvif = ath10k_get_arvif(ar, vdev_id);
  4371. if (!arvif) {
  4372. ath10k_warn(ar, "received tdls peer event for invalid vdev id %u\n",
  4373. vdev_id);
  4374. return;
  4375. }
  4376. ieee80211_tdls_oper_request(arvif->vif, ev->peer_macaddr.addr,
  4377. NL80211_TDLS_TEARDOWN, reason,
  4378. GFP_ATOMIC);
  4379. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4380. "received tdls teardown event for peer %pM reason %u\n",
  4381. ev->peer_macaddr.addr, peer_reason);
  4382. break;
  4383. default:
  4384. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4385. "received unknown tdls peer event %u\n",
  4386. peer_status);
  4387. break;
  4388. }
  4389. }
  4390. void ath10k_wmi_event_pdev_ftm_intg(struct ath10k *ar, struct sk_buff *skb)
  4391. {
  4392. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_PDEV_FTM_INTG_EVENTID\n");
  4393. }
  4394. void ath10k_wmi_event_gtk_offload_status(struct ath10k *ar, struct sk_buff *skb)
  4395. {
  4396. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_GTK_OFFLOAD_STATUS_EVENTID\n");
  4397. }
  4398. void ath10k_wmi_event_gtk_rekey_fail(struct ath10k *ar, struct sk_buff *skb)
  4399. {
  4400. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_GTK_REKEY_FAIL_EVENTID\n");
  4401. }
  4402. void ath10k_wmi_event_delba_complete(struct ath10k *ar, struct sk_buff *skb)
  4403. {
  4404. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_TX_DELBA_COMPLETE_EVENTID\n");
  4405. }
  4406. void ath10k_wmi_event_addba_complete(struct ath10k *ar, struct sk_buff *skb)
  4407. {
  4408. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_TX_ADDBA_COMPLETE_EVENTID\n");
  4409. }
  4410. void ath10k_wmi_event_vdev_install_key_complete(struct ath10k *ar,
  4411. struct sk_buff *skb)
  4412. {
  4413. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_INSTALL_KEY_COMPLETE_EVENTID\n");
  4414. }
  4415. void ath10k_wmi_event_inst_rssi_stats(struct ath10k *ar, struct sk_buff *skb)
  4416. {
  4417. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_INST_RSSI_STATS_EVENTID\n");
  4418. }
  4419. void ath10k_wmi_event_vdev_standby_req(struct ath10k *ar, struct sk_buff *skb)
  4420. {
  4421. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_STANDBY_REQ_EVENTID\n");
  4422. }
  4423. void ath10k_wmi_event_vdev_resume_req(struct ath10k *ar, struct sk_buff *skb)
  4424. {
  4425. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_RESUME_REQ_EVENTID\n");
  4426. }
  4427. static int ath10k_wmi_alloc_chunk(struct ath10k *ar, u32 req_id,
  4428. u32 num_units, u32 unit_len)
  4429. {
  4430. dma_addr_t paddr;
  4431. u32 pool_size;
  4432. int idx = ar->wmi.num_mem_chunks;
  4433. void *vaddr;
  4434. pool_size = num_units * round_up(unit_len, 4);
  4435. vaddr = dma_alloc_coherent(ar->dev, pool_size, &paddr, GFP_KERNEL);
  4436. if (!vaddr)
  4437. return -ENOMEM;
  4438. memset(vaddr, 0, pool_size);
  4439. ar->wmi.mem_chunks[idx].vaddr = vaddr;
  4440. ar->wmi.mem_chunks[idx].paddr = paddr;
  4441. ar->wmi.mem_chunks[idx].len = pool_size;
  4442. ar->wmi.mem_chunks[idx].req_id = req_id;
  4443. ar->wmi.num_mem_chunks++;
  4444. return num_units;
  4445. }
  4446. static int ath10k_wmi_alloc_host_mem(struct ath10k *ar, u32 req_id,
  4447. u32 num_units, u32 unit_len)
  4448. {
  4449. int ret;
  4450. while (num_units) {
  4451. ret = ath10k_wmi_alloc_chunk(ar, req_id, num_units, unit_len);
  4452. if (ret < 0)
  4453. return ret;
  4454. num_units -= ret;
  4455. }
  4456. return 0;
  4457. }
  4458. static bool
  4459. ath10k_wmi_is_host_mem_allocated(struct ath10k *ar,
  4460. const struct wlan_host_mem_req **mem_reqs,
  4461. u32 num_mem_reqs)
  4462. {
  4463. u32 req_id, num_units, unit_size, num_unit_info;
  4464. u32 pool_size;
  4465. int i, j;
  4466. bool found;
  4467. if (ar->wmi.num_mem_chunks != num_mem_reqs)
  4468. return false;
  4469. for (i = 0; i < num_mem_reqs; ++i) {
  4470. req_id = __le32_to_cpu(mem_reqs[i]->req_id);
  4471. num_units = __le32_to_cpu(mem_reqs[i]->num_units);
  4472. unit_size = __le32_to_cpu(mem_reqs[i]->unit_size);
  4473. num_unit_info = __le32_to_cpu(mem_reqs[i]->num_unit_info);
  4474. if (num_unit_info & NUM_UNITS_IS_NUM_ACTIVE_PEERS) {
  4475. if (ar->num_active_peers)
  4476. num_units = ar->num_active_peers + 1;
  4477. else
  4478. num_units = ar->max_num_peers + 1;
  4479. } else if (num_unit_info & NUM_UNITS_IS_NUM_PEERS) {
  4480. num_units = ar->max_num_peers + 1;
  4481. } else if (num_unit_info & NUM_UNITS_IS_NUM_VDEVS) {
  4482. num_units = ar->max_num_vdevs + 1;
  4483. }
  4484. found = false;
  4485. for (j = 0; j < ar->wmi.num_mem_chunks; j++) {
  4486. if (ar->wmi.mem_chunks[j].req_id == req_id) {
  4487. pool_size = num_units * round_up(unit_size, 4);
  4488. if (ar->wmi.mem_chunks[j].len == pool_size) {
  4489. found = true;
  4490. break;
  4491. }
  4492. }
  4493. }
  4494. if (!found)
  4495. return false;
  4496. }
  4497. return true;
  4498. }
  4499. static int
  4500. ath10k_wmi_main_op_pull_svc_rdy_ev(struct ath10k *ar, struct sk_buff *skb,
  4501. struct wmi_svc_rdy_ev_arg *arg)
  4502. {
  4503. struct wmi_service_ready_event *ev;
  4504. size_t i, n;
  4505. if (skb->len < sizeof(*ev))
  4506. return -EPROTO;
  4507. ev = (void *)skb->data;
  4508. skb_pull(skb, sizeof(*ev));
  4509. arg->min_tx_power = ev->hw_min_tx_power;
  4510. arg->max_tx_power = ev->hw_max_tx_power;
  4511. arg->ht_cap = ev->ht_cap_info;
  4512. arg->vht_cap = ev->vht_cap_info;
  4513. arg->sw_ver0 = ev->sw_version;
  4514. arg->sw_ver1 = ev->sw_version_1;
  4515. arg->phy_capab = ev->phy_capability;
  4516. arg->num_rf_chains = ev->num_rf_chains;
  4517. arg->eeprom_rd = ev->hal_reg_capabilities.eeprom_rd;
  4518. arg->low_5ghz_chan = ev->hal_reg_capabilities.low_5ghz_chan;
  4519. arg->high_5ghz_chan = ev->hal_reg_capabilities.high_5ghz_chan;
  4520. arg->num_mem_reqs = ev->num_mem_reqs;
  4521. arg->service_map = ev->wmi_service_bitmap;
  4522. arg->service_map_len = sizeof(ev->wmi_service_bitmap);
  4523. n = min_t(size_t, __le32_to_cpu(arg->num_mem_reqs),
  4524. ARRAY_SIZE(arg->mem_reqs));
  4525. for (i = 0; i < n; i++)
  4526. arg->mem_reqs[i] = &ev->mem_reqs[i];
  4527. if (skb->len <
  4528. __le32_to_cpu(arg->num_mem_reqs) * sizeof(arg->mem_reqs[0]))
  4529. return -EPROTO;
  4530. return 0;
  4531. }
  4532. static int
  4533. ath10k_wmi_10x_op_pull_svc_rdy_ev(struct ath10k *ar, struct sk_buff *skb,
  4534. struct wmi_svc_rdy_ev_arg *arg)
  4535. {
  4536. struct wmi_10x_service_ready_event *ev;
  4537. int i, n;
  4538. if (skb->len < sizeof(*ev))
  4539. return -EPROTO;
  4540. ev = (void *)skb->data;
  4541. skb_pull(skb, sizeof(*ev));
  4542. arg->min_tx_power = ev->hw_min_tx_power;
  4543. arg->max_tx_power = ev->hw_max_tx_power;
  4544. arg->ht_cap = ev->ht_cap_info;
  4545. arg->vht_cap = ev->vht_cap_info;
  4546. arg->sw_ver0 = ev->sw_version;
  4547. arg->phy_capab = ev->phy_capability;
  4548. arg->num_rf_chains = ev->num_rf_chains;
  4549. arg->eeprom_rd = ev->hal_reg_capabilities.eeprom_rd;
  4550. arg->low_5ghz_chan = ev->hal_reg_capabilities.low_5ghz_chan;
  4551. arg->high_5ghz_chan = ev->hal_reg_capabilities.high_5ghz_chan;
  4552. arg->num_mem_reqs = ev->num_mem_reqs;
  4553. arg->service_map = ev->wmi_service_bitmap;
  4554. arg->service_map_len = sizeof(ev->wmi_service_bitmap);
  4555. n = min_t(size_t, __le32_to_cpu(arg->num_mem_reqs),
  4556. ARRAY_SIZE(arg->mem_reqs));
  4557. for (i = 0; i < n; i++)
  4558. arg->mem_reqs[i] = &ev->mem_reqs[i];
  4559. if (skb->len <
  4560. __le32_to_cpu(arg->num_mem_reqs) * sizeof(arg->mem_reqs[0]))
  4561. return -EPROTO;
  4562. return 0;
  4563. }
  4564. static void ath10k_wmi_event_service_ready_work(struct work_struct *work)
  4565. {
  4566. struct ath10k *ar = container_of(work, struct ath10k, svc_rdy_work);
  4567. struct sk_buff *skb = ar->svc_rdy_skb;
  4568. struct wmi_svc_rdy_ev_arg arg = {};
  4569. u32 num_units, req_id, unit_size, num_mem_reqs, num_unit_info, i;
  4570. int ret;
  4571. bool allocated;
  4572. if (!skb) {
  4573. ath10k_warn(ar, "invalid service ready event skb\n");
  4574. return;
  4575. }
  4576. ret = ath10k_wmi_pull_svc_rdy(ar, skb, &arg);
  4577. if (ret) {
  4578. ath10k_warn(ar, "failed to parse service ready: %d\n", ret);
  4579. return;
  4580. }
  4581. ath10k_wmi_map_svc(ar, arg.service_map, ar->wmi.svc_map,
  4582. arg.service_map_len);
  4583. ar->hw_min_tx_power = __le32_to_cpu(arg.min_tx_power);
  4584. ar->hw_max_tx_power = __le32_to_cpu(arg.max_tx_power);
  4585. ar->ht_cap_info = __le32_to_cpu(arg.ht_cap);
  4586. ar->vht_cap_info = __le32_to_cpu(arg.vht_cap);
  4587. ar->fw_version_major =
  4588. (__le32_to_cpu(arg.sw_ver0) & 0xff000000) >> 24;
  4589. ar->fw_version_minor = (__le32_to_cpu(arg.sw_ver0) & 0x00ffffff);
  4590. ar->fw_version_release =
  4591. (__le32_to_cpu(arg.sw_ver1) & 0xffff0000) >> 16;
  4592. ar->fw_version_build = (__le32_to_cpu(arg.sw_ver1) & 0x0000ffff);
  4593. ar->phy_capability = __le32_to_cpu(arg.phy_capab);
  4594. ar->num_rf_chains = __le32_to_cpu(arg.num_rf_chains);
  4595. ar->hw_eeprom_rd = __le32_to_cpu(arg.eeprom_rd);
  4596. ar->low_5ghz_chan = __le32_to_cpu(arg.low_5ghz_chan);
  4597. ar->high_5ghz_chan = __le32_to_cpu(arg.high_5ghz_chan);
  4598. ath10k_dbg_dump(ar, ATH10K_DBG_WMI, NULL, "wmi svc: ",
  4599. arg.service_map, arg.service_map_len);
  4600. if (ar->num_rf_chains > ar->max_spatial_stream) {
  4601. ath10k_warn(ar, "hardware advertises support for more spatial streams than it should (%d > %d)\n",
  4602. ar->num_rf_chains, ar->max_spatial_stream);
  4603. ar->num_rf_chains = ar->max_spatial_stream;
  4604. }
  4605. if (!ar->cfg_tx_chainmask) {
  4606. ar->cfg_tx_chainmask = (1 << ar->num_rf_chains) - 1;
  4607. ar->cfg_rx_chainmask = (1 << ar->num_rf_chains) - 1;
  4608. }
  4609. if (strlen(ar->hw->wiphy->fw_version) == 0) {
  4610. snprintf(ar->hw->wiphy->fw_version,
  4611. sizeof(ar->hw->wiphy->fw_version),
  4612. "%u.%u.%u.%u",
  4613. ar->fw_version_major,
  4614. ar->fw_version_minor,
  4615. ar->fw_version_release,
  4616. ar->fw_version_build);
  4617. }
  4618. num_mem_reqs = __le32_to_cpu(arg.num_mem_reqs);
  4619. if (num_mem_reqs > WMI_MAX_MEM_REQS) {
  4620. ath10k_warn(ar, "requested memory chunks number (%d) exceeds the limit\n",
  4621. num_mem_reqs);
  4622. return;
  4623. }
  4624. if (test_bit(WMI_SERVICE_PEER_CACHING, ar->wmi.svc_map)) {
  4625. if (test_bit(ATH10K_FW_FEATURE_PEER_FLOW_CONTROL,
  4626. ar->running_fw->fw_file.fw_features))
  4627. ar->num_active_peers = TARGET_10_4_QCACHE_ACTIVE_PEERS_PFC +
  4628. ar->max_num_vdevs;
  4629. else
  4630. ar->num_active_peers = TARGET_10_4_QCACHE_ACTIVE_PEERS +
  4631. ar->max_num_vdevs;
  4632. ar->max_num_peers = TARGET_10_4_NUM_QCACHE_PEERS_MAX +
  4633. ar->max_num_vdevs;
  4634. ar->num_tids = ar->num_active_peers * 2;
  4635. ar->max_num_stations = TARGET_10_4_NUM_QCACHE_PEERS_MAX;
  4636. }
  4637. /* TODO: Adjust max peer count for cases like WMI_SERVICE_RATECTRL_CACHE
  4638. * and WMI_SERVICE_IRAM_TIDS, etc.
  4639. */
  4640. allocated = ath10k_wmi_is_host_mem_allocated(ar, arg.mem_reqs,
  4641. num_mem_reqs);
  4642. if (allocated)
  4643. goto skip_mem_alloc;
  4644. /* Either this event is received during boot time or there is a change
  4645. * in memory requirement from firmware when compared to last request.
  4646. * Free any old memory and do a fresh allocation based on the current
  4647. * memory requirement.
  4648. */
  4649. ath10k_wmi_free_host_mem(ar);
  4650. for (i = 0; i < num_mem_reqs; ++i) {
  4651. req_id = __le32_to_cpu(arg.mem_reqs[i]->req_id);
  4652. num_units = __le32_to_cpu(arg.mem_reqs[i]->num_units);
  4653. unit_size = __le32_to_cpu(arg.mem_reqs[i]->unit_size);
  4654. num_unit_info = __le32_to_cpu(arg.mem_reqs[i]->num_unit_info);
  4655. if (num_unit_info & NUM_UNITS_IS_NUM_ACTIVE_PEERS) {
  4656. if (ar->num_active_peers)
  4657. num_units = ar->num_active_peers + 1;
  4658. else
  4659. num_units = ar->max_num_peers + 1;
  4660. } else if (num_unit_info & NUM_UNITS_IS_NUM_PEERS) {
  4661. /* number of units to allocate is number of
  4662. * peers, 1 extra for self peer on target
  4663. * this needs to be tied, host and target
  4664. * can get out of sync
  4665. */
  4666. num_units = ar->max_num_peers + 1;
  4667. } else if (num_unit_info & NUM_UNITS_IS_NUM_VDEVS) {
  4668. num_units = ar->max_num_vdevs + 1;
  4669. }
  4670. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4671. "wmi mem_req_id %d num_units %d num_unit_info %d unit size %d actual units %d\n",
  4672. req_id,
  4673. __le32_to_cpu(arg.mem_reqs[i]->num_units),
  4674. num_unit_info,
  4675. unit_size,
  4676. num_units);
  4677. ret = ath10k_wmi_alloc_host_mem(ar, req_id, num_units,
  4678. unit_size);
  4679. if (ret)
  4680. return;
  4681. }
  4682. skip_mem_alloc:
  4683. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4684. "wmi event service ready min_tx_power 0x%08x max_tx_power 0x%08x ht_cap 0x%08x vht_cap 0x%08x sw_ver0 0x%08x sw_ver1 0x%08x fw_build 0x%08x phy_capab 0x%08x num_rf_chains 0x%08x eeprom_rd 0x%08x num_mem_reqs 0x%08x\n",
  4685. __le32_to_cpu(arg.min_tx_power),
  4686. __le32_to_cpu(arg.max_tx_power),
  4687. __le32_to_cpu(arg.ht_cap),
  4688. __le32_to_cpu(arg.vht_cap),
  4689. __le32_to_cpu(arg.sw_ver0),
  4690. __le32_to_cpu(arg.sw_ver1),
  4691. __le32_to_cpu(arg.fw_build),
  4692. __le32_to_cpu(arg.phy_capab),
  4693. __le32_to_cpu(arg.num_rf_chains),
  4694. __le32_to_cpu(arg.eeprom_rd),
  4695. __le32_to_cpu(arg.num_mem_reqs));
  4696. dev_kfree_skb(skb);
  4697. ar->svc_rdy_skb = NULL;
  4698. complete(&ar->wmi.service_ready);
  4699. }
  4700. void ath10k_wmi_event_service_ready(struct ath10k *ar, struct sk_buff *skb)
  4701. {
  4702. ar->svc_rdy_skb = skb;
  4703. queue_work(ar->workqueue_aux, &ar->svc_rdy_work);
  4704. }
  4705. static int ath10k_wmi_op_pull_rdy_ev(struct ath10k *ar, struct sk_buff *skb,
  4706. struct wmi_rdy_ev_arg *arg)
  4707. {
  4708. struct wmi_ready_event *ev = (void *)skb->data;
  4709. if (skb->len < sizeof(*ev))
  4710. return -EPROTO;
  4711. skb_pull(skb, sizeof(*ev));
  4712. arg->sw_version = ev->sw_version;
  4713. arg->abi_version = ev->abi_version;
  4714. arg->status = ev->status;
  4715. arg->mac_addr = ev->mac_addr.addr;
  4716. return 0;
  4717. }
  4718. static int ath10k_wmi_op_pull_roam_ev(struct ath10k *ar, struct sk_buff *skb,
  4719. struct wmi_roam_ev_arg *arg)
  4720. {
  4721. struct wmi_roam_ev *ev = (void *)skb->data;
  4722. if (skb->len < sizeof(*ev))
  4723. return -EPROTO;
  4724. skb_pull(skb, sizeof(*ev));
  4725. arg->vdev_id = ev->vdev_id;
  4726. arg->reason = ev->reason;
  4727. return 0;
  4728. }
  4729. static int ath10k_wmi_op_pull_echo_ev(struct ath10k *ar,
  4730. struct sk_buff *skb,
  4731. struct wmi_echo_ev_arg *arg)
  4732. {
  4733. struct wmi_echo_event *ev = (void *)skb->data;
  4734. arg->value = ev->value;
  4735. return 0;
  4736. }
  4737. int ath10k_wmi_event_ready(struct ath10k *ar, struct sk_buff *skb)
  4738. {
  4739. struct wmi_rdy_ev_arg arg = {};
  4740. int ret;
  4741. ret = ath10k_wmi_pull_rdy(ar, skb, &arg);
  4742. if (ret) {
  4743. ath10k_warn(ar, "failed to parse ready event: %d\n", ret);
  4744. return ret;
  4745. }
  4746. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4747. "wmi event ready sw_version %u abi_version %u mac_addr %pM status %d\n",
  4748. __le32_to_cpu(arg.sw_version),
  4749. __le32_to_cpu(arg.abi_version),
  4750. arg.mac_addr,
  4751. __le32_to_cpu(arg.status));
  4752. ether_addr_copy(ar->mac_addr, arg.mac_addr);
  4753. complete(&ar->wmi.unified_ready);
  4754. return 0;
  4755. }
  4756. void ath10k_wmi_event_service_available(struct ath10k *ar, struct sk_buff *skb)
  4757. {
  4758. int ret;
  4759. struct wmi_svc_avail_ev_arg arg = {};
  4760. ret = ath10k_wmi_pull_svc_avail(ar, skb, &arg);
  4761. if (ret) {
  4762. ath10k_warn(ar, "failed to parse service available event: %d\n",
  4763. ret);
  4764. }
  4765. ath10k_wmi_map_svc_ext(ar, arg.service_map_ext, ar->wmi.svc_map,
  4766. __le32_to_cpu(arg.service_map_ext_len));
  4767. }
  4768. static int ath10k_wmi_event_temperature(struct ath10k *ar, struct sk_buff *skb)
  4769. {
  4770. const struct wmi_pdev_temperature_event *ev;
  4771. ev = (struct wmi_pdev_temperature_event *)skb->data;
  4772. if (WARN_ON(skb->len < sizeof(*ev)))
  4773. return -EPROTO;
  4774. ath10k_thermal_event_temperature(ar, __le32_to_cpu(ev->temperature));
  4775. return 0;
  4776. }
  4777. static int ath10k_wmi_event_pdev_bss_chan_info(struct ath10k *ar,
  4778. struct sk_buff *skb)
  4779. {
  4780. struct wmi_pdev_bss_chan_info_event *ev;
  4781. struct survey_info *survey;
  4782. u64 busy, total, tx, rx, rx_bss;
  4783. u32 freq, noise_floor;
  4784. u32 cc_freq_hz = ar->hw_params.channel_counters_freq_hz;
  4785. int idx;
  4786. ev = (struct wmi_pdev_bss_chan_info_event *)skb->data;
  4787. if (WARN_ON(skb->len < sizeof(*ev)))
  4788. return -EPROTO;
  4789. freq = __le32_to_cpu(ev->freq);
  4790. noise_floor = __le32_to_cpu(ev->noise_floor);
  4791. busy = __le64_to_cpu(ev->cycle_busy);
  4792. total = __le64_to_cpu(ev->cycle_total);
  4793. tx = __le64_to_cpu(ev->cycle_tx);
  4794. rx = __le64_to_cpu(ev->cycle_rx);
  4795. rx_bss = __le64_to_cpu(ev->cycle_rx_bss);
  4796. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4797. "wmi event pdev bss chan info:\n freq: %d noise: %d cycle: busy %llu total %llu tx %llu rx %llu rx_bss %llu\n",
  4798. freq, noise_floor, busy, total, tx, rx, rx_bss);
  4799. spin_lock_bh(&ar->data_lock);
  4800. idx = freq_to_idx(ar, freq);
  4801. if (idx >= ARRAY_SIZE(ar->survey)) {
  4802. ath10k_warn(ar, "bss chan info: invalid frequency %d (idx %d out of bounds)\n",
  4803. freq, idx);
  4804. goto exit;
  4805. }
  4806. survey = &ar->survey[idx];
  4807. survey->noise = noise_floor;
  4808. survey->time = div_u64(total, cc_freq_hz);
  4809. survey->time_busy = div_u64(busy, cc_freq_hz);
  4810. survey->time_rx = div_u64(rx_bss, cc_freq_hz);
  4811. survey->time_tx = div_u64(tx, cc_freq_hz);
  4812. survey->filled |= (SURVEY_INFO_NOISE_DBM |
  4813. SURVEY_INFO_TIME |
  4814. SURVEY_INFO_TIME_BUSY |
  4815. SURVEY_INFO_TIME_RX |
  4816. SURVEY_INFO_TIME_TX);
  4817. exit:
  4818. spin_unlock_bh(&ar->data_lock);
  4819. complete(&ar->bss_survey_done);
  4820. return 0;
  4821. }
  4822. static inline void ath10k_wmi_queue_set_coverage_class_work(struct ath10k *ar)
  4823. {
  4824. if (ar->hw_params.hw_ops->set_coverage_class) {
  4825. spin_lock_bh(&ar->data_lock);
  4826. /* This call only ensures that the modified coverage class
  4827. * persists in case the firmware sets the registers back to
  4828. * their default value. So calling it is only necessary if the
  4829. * coverage class has a non-zero value.
  4830. */
  4831. if (ar->fw_coverage.coverage_class)
  4832. queue_work(ar->workqueue, &ar->set_coverage_class_work);
  4833. spin_unlock_bh(&ar->data_lock);
  4834. }
  4835. }
  4836. static void ath10k_wmi_op_rx(struct ath10k *ar, struct sk_buff *skb)
  4837. {
  4838. struct wmi_cmd_hdr *cmd_hdr;
  4839. enum wmi_event_id id;
  4840. cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
  4841. id = MS(__le32_to_cpu(cmd_hdr->cmd_id), WMI_CMD_HDR_CMD_ID);
  4842. if (skb_pull(skb, sizeof(struct wmi_cmd_hdr)) == NULL)
  4843. goto out;
  4844. trace_ath10k_wmi_event(ar, id, skb->data, skb->len);
  4845. switch (id) {
  4846. case WMI_MGMT_RX_EVENTID:
  4847. ath10k_wmi_event_mgmt_rx(ar, skb);
  4848. /* mgmt_rx() owns the skb now! */
  4849. return;
  4850. case WMI_SCAN_EVENTID:
  4851. ath10k_wmi_event_scan(ar, skb);
  4852. ath10k_wmi_queue_set_coverage_class_work(ar);
  4853. break;
  4854. case WMI_CHAN_INFO_EVENTID:
  4855. ath10k_wmi_event_chan_info(ar, skb);
  4856. break;
  4857. case WMI_ECHO_EVENTID:
  4858. ath10k_wmi_event_echo(ar, skb);
  4859. break;
  4860. case WMI_DEBUG_MESG_EVENTID:
  4861. ath10k_wmi_event_debug_mesg(ar, skb);
  4862. ath10k_wmi_queue_set_coverage_class_work(ar);
  4863. break;
  4864. case WMI_UPDATE_STATS_EVENTID:
  4865. ath10k_wmi_event_update_stats(ar, skb);
  4866. break;
  4867. case WMI_VDEV_START_RESP_EVENTID:
  4868. ath10k_wmi_event_vdev_start_resp(ar, skb);
  4869. ath10k_wmi_queue_set_coverage_class_work(ar);
  4870. break;
  4871. case WMI_VDEV_STOPPED_EVENTID:
  4872. ath10k_wmi_event_vdev_stopped(ar, skb);
  4873. ath10k_wmi_queue_set_coverage_class_work(ar);
  4874. break;
  4875. case WMI_PEER_STA_KICKOUT_EVENTID:
  4876. ath10k_wmi_event_peer_sta_kickout(ar, skb);
  4877. break;
  4878. case WMI_HOST_SWBA_EVENTID:
  4879. ath10k_wmi_event_host_swba(ar, skb);
  4880. break;
  4881. case WMI_TBTTOFFSET_UPDATE_EVENTID:
  4882. ath10k_wmi_event_tbttoffset_update(ar, skb);
  4883. break;
  4884. case WMI_PHYERR_EVENTID:
  4885. ath10k_wmi_event_phyerr(ar, skb);
  4886. break;
  4887. case WMI_ROAM_EVENTID:
  4888. ath10k_wmi_event_roam(ar, skb);
  4889. ath10k_wmi_queue_set_coverage_class_work(ar);
  4890. break;
  4891. case WMI_PROFILE_MATCH:
  4892. ath10k_wmi_event_profile_match(ar, skb);
  4893. break;
  4894. case WMI_DEBUG_PRINT_EVENTID:
  4895. ath10k_wmi_event_debug_print(ar, skb);
  4896. ath10k_wmi_queue_set_coverage_class_work(ar);
  4897. break;
  4898. case WMI_PDEV_QVIT_EVENTID:
  4899. ath10k_wmi_event_pdev_qvit(ar, skb);
  4900. break;
  4901. case WMI_WLAN_PROFILE_DATA_EVENTID:
  4902. ath10k_wmi_event_wlan_profile_data(ar, skb);
  4903. break;
  4904. case WMI_RTT_MEASUREMENT_REPORT_EVENTID:
  4905. ath10k_wmi_event_rtt_measurement_report(ar, skb);
  4906. break;
  4907. case WMI_TSF_MEASUREMENT_REPORT_EVENTID:
  4908. ath10k_wmi_event_tsf_measurement_report(ar, skb);
  4909. break;
  4910. case WMI_RTT_ERROR_REPORT_EVENTID:
  4911. ath10k_wmi_event_rtt_error_report(ar, skb);
  4912. break;
  4913. case WMI_WOW_WAKEUP_HOST_EVENTID:
  4914. ath10k_wmi_event_wow_wakeup_host(ar, skb);
  4915. break;
  4916. case WMI_DCS_INTERFERENCE_EVENTID:
  4917. ath10k_wmi_event_dcs_interference(ar, skb);
  4918. break;
  4919. case WMI_PDEV_TPC_CONFIG_EVENTID:
  4920. ath10k_wmi_event_pdev_tpc_config(ar, skb);
  4921. break;
  4922. case WMI_PDEV_FTM_INTG_EVENTID:
  4923. ath10k_wmi_event_pdev_ftm_intg(ar, skb);
  4924. break;
  4925. case WMI_GTK_OFFLOAD_STATUS_EVENTID:
  4926. ath10k_wmi_event_gtk_offload_status(ar, skb);
  4927. break;
  4928. case WMI_GTK_REKEY_FAIL_EVENTID:
  4929. ath10k_wmi_event_gtk_rekey_fail(ar, skb);
  4930. break;
  4931. case WMI_TX_DELBA_COMPLETE_EVENTID:
  4932. ath10k_wmi_event_delba_complete(ar, skb);
  4933. break;
  4934. case WMI_TX_ADDBA_COMPLETE_EVENTID:
  4935. ath10k_wmi_event_addba_complete(ar, skb);
  4936. break;
  4937. case WMI_VDEV_INSTALL_KEY_COMPLETE_EVENTID:
  4938. ath10k_wmi_event_vdev_install_key_complete(ar, skb);
  4939. break;
  4940. case WMI_SERVICE_READY_EVENTID:
  4941. ath10k_wmi_event_service_ready(ar, skb);
  4942. return;
  4943. case WMI_READY_EVENTID:
  4944. ath10k_wmi_event_ready(ar, skb);
  4945. ath10k_wmi_queue_set_coverage_class_work(ar);
  4946. break;
  4947. case WMI_SERVICE_AVAILABLE_EVENTID:
  4948. ath10k_wmi_event_service_available(ar, skb);
  4949. break;
  4950. default:
  4951. ath10k_warn(ar, "Unknown eventid: %d\n", id);
  4952. break;
  4953. }
  4954. out:
  4955. dev_kfree_skb(skb);
  4956. }
  4957. static void ath10k_wmi_10_1_op_rx(struct ath10k *ar, struct sk_buff *skb)
  4958. {
  4959. struct wmi_cmd_hdr *cmd_hdr;
  4960. enum wmi_10x_event_id id;
  4961. bool consumed;
  4962. cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
  4963. id = MS(__le32_to_cpu(cmd_hdr->cmd_id), WMI_CMD_HDR_CMD_ID);
  4964. if (skb_pull(skb, sizeof(struct wmi_cmd_hdr)) == NULL)
  4965. goto out;
  4966. trace_ath10k_wmi_event(ar, id, skb->data, skb->len);
  4967. consumed = ath10k_tm_event_wmi(ar, id, skb);
  4968. /* Ready event must be handled normally also in UTF mode so that we
  4969. * know the UTF firmware has booted, others we are just bypass WMI
  4970. * events to testmode.
  4971. */
  4972. if (consumed && id != WMI_10X_READY_EVENTID) {
  4973. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4974. "wmi testmode consumed 0x%x\n", id);
  4975. goto out;
  4976. }
  4977. switch (id) {
  4978. case WMI_10X_MGMT_RX_EVENTID:
  4979. ath10k_wmi_event_mgmt_rx(ar, skb);
  4980. /* mgmt_rx() owns the skb now! */
  4981. return;
  4982. case WMI_10X_SCAN_EVENTID:
  4983. ath10k_wmi_event_scan(ar, skb);
  4984. ath10k_wmi_queue_set_coverage_class_work(ar);
  4985. break;
  4986. case WMI_10X_CHAN_INFO_EVENTID:
  4987. ath10k_wmi_event_chan_info(ar, skb);
  4988. break;
  4989. case WMI_10X_ECHO_EVENTID:
  4990. ath10k_wmi_event_echo(ar, skb);
  4991. break;
  4992. case WMI_10X_DEBUG_MESG_EVENTID:
  4993. ath10k_wmi_event_debug_mesg(ar, skb);
  4994. ath10k_wmi_queue_set_coverage_class_work(ar);
  4995. break;
  4996. case WMI_10X_UPDATE_STATS_EVENTID:
  4997. ath10k_wmi_event_update_stats(ar, skb);
  4998. break;
  4999. case WMI_10X_VDEV_START_RESP_EVENTID:
  5000. ath10k_wmi_event_vdev_start_resp(ar, skb);
  5001. ath10k_wmi_queue_set_coverage_class_work(ar);
  5002. break;
  5003. case WMI_10X_VDEV_STOPPED_EVENTID:
  5004. ath10k_wmi_event_vdev_stopped(ar, skb);
  5005. ath10k_wmi_queue_set_coverage_class_work(ar);
  5006. break;
  5007. case WMI_10X_PEER_STA_KICKOUT_EVENTID:
  5008. ath10k_wmi_event_peer_sta_kickout(ar, skb);
  5009. break;
  5010. case WMI_10X_HOST_SWBA_EVENTID:
  5011. ath10k_wmi_event_host_swba(ar, skb);
  5012. break;
  5013. case WMI_10X_TBTTOFFSET_UPDATE_EVENTID:
  5014. ath10k_wmi_event_tbttoffset_update(ar, skb);
  5015. break;
  5016. case WMI_10X_PHYERR_EVENTID:
  5017. ath10k_wmi_event_phyerr(ar, skb);
  5018. break;
  5019. case WMI_10X_ROAM_EVENTID:
  5020. ath10k_wmi_event_roam(ar, skb);
  5021. ath10k_wmi_queue_set_coverage_class_work(ar);
  5022. break;
  5023. case WMI_10X_PROFILE_MATCH:
  5024. ath10k_wmi_event_profile_match(ar, skb);
  5025. break;
  5026. case WMI_10X_DEBUG_PRINT_EVENTID:
  5027. ath10k_wmi_event_debug_print(ar, skb);
  5028. ath10k_wmi_queue_set_coverage_class_work(ar);
  5029. break;
  5030. case WMI_10X_PDEV_QVIT_EVENTID:
  5031. ath10k_wmi_event_pdev_qvit(ar, skb);
  5032. break;
  5033. case WMI_10X_WLAN_PROFILE_DATA_EVENTID:
  5034. ath10k_wmi_event_wlan_profile_data(ar, skb);
  5035. break;
  5036. case WMI_10X_RTT_MEASUREMENT_REPORT_EVENTID:
  5037. ath10k_wmi_event_rtt_measurement_report(ar, skb);
  5038. break;
  5039. case WMI_10X_TSF_MEASUREMENT_REPORT_EVENTID:
  5040. ath10k_wmi_event_tsf_measurement_report(ar, skb);
  5041. break;
  5042. case WMI_10X_RTT_ERROR_REPORT_EVENTID:
  5043. ath10k_wmi_event_rtt_error_report(ar, skb);
  5044. break;
  5045. case WMI_10X_WOW_WAKEUP_HOST_EVENTID:
  5046. ath10k_wmi_event_wow_wakeup_host(ar, skb);
  5047. break;
  5048. case WMI_10X_DCS_INTERFERENCE_EVENTID:
  5049. ath10k_wmi_event_dcs_interference(ar, skb);
  5050. break;
  5051. case WMI_10X_PDEV_TPC_CONFIG_EVENTID:
  5052. ath10k_wmi_event_pdev_tpc_config(ar, skb);
  5053. break;
  5054. case WMI_10X_INST_RSSI_STATS_EVENTID:
  5055. ath10k_wmi_event_inst_rssi_stats(ar, skb);
  5056. break;
  5057. case WMI_10X_VDEV_STANDBY_REQ_EVENTID:
  5058. ath10k_wmi_event_vdev_standby_req(ar, skb);
  5059. break;
  5060. case WMI_10X_VDEV_RESUME_REQ_EVENTID:
  5061. ath10k_wmi_event_vdev_resume_req(ar, skb);
  5062. break;
  5063. case WMI_10X_SERVICE_READY_EVENTID:
  5064. ath10k_wmi_event_service_ready(ar, skb);
  5065. return;
  5066. case WMI_10X_READY_EVENTID:
  5067. ath10k_wmi_event_ready(ar, skb);
  5068. ath10k_wmi_queue_set_coverage_class_work(ar);
  5069. break;
  5070. case WMI_10X_PDEV_UTF_EVENTID:
  5071. /* ignore utf events */
  5072. break;
  5073. default:
  5074. ath10k_warn(ar, "Unknown eventid: %d\n", id);
  5075. break;
  5076. }
  5077. out:
  5078. dev_kfree_skb(skb);
  5079. }
  5080. static void ath10k_wmi_10_2_op_rx(struct ath10k *ar, struct sk_buff *skb)
  5081. {
  5082. struct wmi_cmd_hdr *cmd_hdr;
  5083. enum wmi_10_2_event_id id;
  5084. bool consumed;
  5085. cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
  5086. id = MS(__le32_to_cpu(cmd_hdr->cmd_id), WMI_CMD_HDR_CMD_ID);
  5087. if (skb_pull(skb, sizeof(struct wmi_cmd_hdr)) == NULL)
  5088. goto out;
  5089. trace_ath10k_wmi_event(ar, id, skb->data, skb->len);
  5090. consumed = ath10k_tm_event_wmi(ar, id, skb);
  5091. /* Ready event must be handled normally also in UTF mode so that we
  5092. * know the UTF firmware has booted, others we are just bypass WMI
  5093. * events to testmode.
  5094. */
  5095. if (consumed && id != WMI_10_2_READY_EVENTID) {
  5096. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5097. "wmi testmode consumed 0x%x\n", id);
  5098. goto out;
  5099. }
  5100. switch (id) {
  5101. case WMI_10_2_MGMT_RX_EVENTID:
  5102. ath10k_wmi_event_mgmt_rx(ar, skb);
  5103. /* mgmt_rx() owns the skb now! */
  5104. return;
  5105. case WMI_10_2_SCAN_EVENTID:
  5106. ath10k_wmi_event_scan(ar, skb);
  5107. ath10k_wmi_queue_set_coverage_class_work(ar);
  5108. break;
  5109. case WMI_10_2_CHAN_INFO_EVENTID:
  5110. ath10k_wmi_event_chan_info(ar, skb);
  5111. break;
  5112. case WMI_10_2_ECHO_EVENTID:
  5113. ath10k_wmi_event_echo(ar, skb);
  5114. break;
  5115. case WMI_10_2_DEBUG_MESG_EVENTID:
  5116. ath10k_wmi_event_debug_mesg(ar, skb);
  5117. ath10k_wmi_queue_set_coverage_class_work(ar);
  5118. break;
  5119. case WMI_10_2_UPDATE_STATS_EVENTID:
  5120. ath10k_wmi_event_update_stats(ar, skb);
  5121. break;
  5122. case WMI_10_2_VDEV_START_RESP_EVENTID:
  5123. ath10k_wmi_event_vdev_start_resp(ar, skb);
  5124. ath10k_wmi_queue_set_coverage_class_work(ar);
  5125. break;
  5126. case WMI_10_2_VDEV_STOPPED_EVENTID:
  5127. ath10k_wmi_event_vdev_stopped(ar, skb);
  5128. ath10k_wmi_queue_set_coverage_class_work(ar);
  5129. break;
  5130. case WMI_10_2_PEER_STA_KICKOUT_EVENTID:
  5131. ath10k_wmi_event_peer_sta_kickout(ar, skb);
  5132. break;
  5133. case WMI_10_2_HOST_SWBA_EVENTID:
  5134. ath10k_wmi_event_host_swba(ar, skb);
  5135. break;
  5136. case WMI_10_2_TBTTOFFSET_UPDATE_EVENTID:
  5137. ath10k_wmi_event_tbttoffset_update(ar, skb);
  5138. break;
  5139. case WMI_10_2_PHYERR_EVENTID:
  5140. ath10k_wmi_event_phyerr(ar, skb);
  5141. break;
  5142. case WMI_10_2_ROAM_EVENTID:
  5143. ath10k_wmi_event_roam(ar, skb);
  5144. ath10k_wmi_queue_set_coverage_class_work(ar);
  5145. break;
  5146. case WMI_10_2_PROFILE_MATCH:
  5147. ath10k_wmi_event_profile_match(ar, skb);
  5148. break;
  5149. case WMI_10_2_DEBUG_PRINT_EVENTID:
  5150. ath10k_wmi_event_debug_print(ar, skb);
  5151. ath10k_wmi_queue_set_coverage_class_work(ar);
  5152. break;
  5153. case WMI_10_2_PDEV_QVIT_EVENTID:
  5154. ath10k_wmi_event_pdev_qvit(ar, skb);
  5155. break;
  5156. case WMI_10_2_WLAN_PROFILE_DATA_EVENTID:
  5157. ath10k_wmi_event_wlan_profile_data(ar, skb);
  5158. break;
  5159. case WMI_10_2_RTT_MEASUREMENT_REPORT_EVENTID:
  5160. ath10k_wmi_event_rtt_measurement_report(ar, skb);
  5161. break;
  5162. case WMI_10_2_TSF_MEASUREMENT_REPORT_EVENTID:
  5163. ath10k_wmi_event_tsf_measurement_report(ar, skb);
  5164. break;
  5165. case WMI_10_2_RTT_ERROR_REPORT_EVENTID:
  5166. ath10k_wmi_event_rtt_error_report(ar, skb);
  5167. break;
  5168. case WMI_10_2_WOW_WAKEUP_HOST_EVENTID:
  5169. ath10k_wmi_event_wow_wakeup_host(ar, skb);
  5170. break;
  5171. case WMI_10_2_DCS_INTERFERENCE_EVENTID:
  5172. ath10k_wmi_event_dcs_interference(ar, skb);
  5173. break;
  5174. case WMI_10_2_PDEV_TPC_CONFIG_EVENTID:
  5175. ath10k_wmi_event_pdev_tpc_config(ar, skb);
  5176. break;
  5177. case WMI_10_2_INST_RSSI_STATS_EVENTID:
  5178. ath10k_wmi_event_inst_rssi_stats(ar, skb);
  5179. break;
  5180. case WMI_10_2_VDEV_STANDBY_REQ_EVENTID:
  5181. ath10k_wmi_event_vdev_standby_req(ar, skb);
  5182. ath10k_wmi_queue_set_coverage_class_work(ar);
  5183. break;
  5184. case WMI_10_2_VDEV_RESUME_REQ_EVENTID:
  5185. ath10k_wmi_event_vdev_resume_req(ar, skb);
  5186. ath10k_wmi_queue_set_coverage_class_work(ar);
  5187. break;
  5188. case WMI_10_2_SERVICE_READY_EVENTID:
  5189. ath10k_wmi_event_service_ready(ar, skb);
  5190. return;
  5191. case WMI_10_2_READY_EVENTID:
  5192. ath10k_wmi_event_ready(ar, skb);
  5193. ath10k_wmi_queue_set_coverage_class_work(ar);
  5194. break;
  5195. case WMI_10_2_PDEV_TEMPERATURE_EVENTID:
  5196. ath10k_wmi_event_temperature(ar, skb);
  5197. break;
  5198. case WMI_10_2_PDEV_BSS_CHAN_INFO_EVENTID:
  5199. ath10k_wmi_event_pdev_bss_chan_info(ar, skb);
  5200. break;
  5201. case WMI_10_2_RTT_KEEPALIVE_EVENTID:
  5202. case WMI_10_2_GPIO_INPUT_EVENTID:
  5203. case WMI_10_2_PEER_RATECODE_LIST_EVENTID:
  5204. case WMI_10_2_GENERIC_BUFFER_EVENTID:
  5205. case WMI_10_2_MCAST_BUF_RELEASE_EVENTID:
  5206. case WMI_10_2_MCAST_LIST_AGEOUT_EVENTID:
  5207. case WMI_10_2_WDS_PEER_EVENTID:
  5208. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5209. "received event id %d not implemented\n", id);
  5210. break;
  5211. default:
  5212. ath10k_warn(ar, "Unknown eventid: %d\n", id);
  5213. break;
  5214. }
  5215. out:
  5216. dev_kfree_skb(skb);
  5217. }
  5218. static void ath10k_wmi_10_4_op_rx(struct ath10k *ar, struct sk_buff *skb)
  5219. {
  5220. struct wmi_cmd_hdr *cmd_hdr;
  5221. enum wmi_10_4_event_id id;
  5222. bool consumed;
  5223. cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
  5224. id = MS(__le32_to_cpu(cmd_hdr->cmd_id), WMI_CMD_HDR_CMD_ID);
  5225. if (!skb_pull(skb, sizeof(struct wmi_cmd_hdr)))
  5226. goto out;
  5227. trace_ath10k_wmi_event(ar, id, skb->data, skb->len);
  5228. consumed = ath10k_tm_event_wmi(ar, id, skb);
  5229. /* Ready event must be handled normally also in UTF mode so that we
  5230. * know the UTF firmware has booted, others we are just bypass WMI
  5231. * events to testmode.
  5232. */
  5233. if (consumed && id != WMI_10_4_READY_EVENTID) {
  5234. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5235. "wmi testmode consumed 0x%x\n", id);
  5236. goto out;
  5237. }
  5238. switch (id) {
  5239. case WMI_10_4_MGMT_RX_EVENTID:
  5240. ath10k_wmi_event_mgmt_rx(ar, skb);
  5241. /* mgmt_rx() owns the skb now! */
  5242. return;
  5243. case WMI_10_4_ECHO_EVENTID:
  5244. ath10k_wmi_event_echo(ar, skb);
  5245. break;
  5246. case WMI_10_4_DEBUG_MESG_EVENTID:
  5247. ath10k_wmi_event_debug_mesg(ar, skb);
  5248. ath10k_wmi_queue_set_coverage_class_work(ar);
  5249. break;
  5250. case WMI_10_4_SERVICE_READY_EVENTID:
  5251. ath10k_wmi_event_service_ready(ar, skb);
  5252. return;
  5253. case WMI_10_4_SCAN_EVENTID:
  5254. ath10k_wmi_event_scan(ar, skb);
  5255. ath10k_wmi_queue_set_coverage_class_work(ar);
  5256. break;
  5257. case WMI_10_4_CHAN_INFO_EVENTID:
  5258. ath10k_wmi_event_chan_info(ar, skb);
  5259. break;
  5260. case WMI_10_4_PHYERR_EVENTID:
  5261. ath10k_wmi_event_phyerr(ar, skb);
  5262. break;
  5263. case WMI_10_4_READY_EVENTID:
  5264. ath10k_wmi_event_ready(ar, skb);
  5265. ath10k_wmi_queue_set_coverage_class_work(ar);
  5266. break;
  5267. case WMI_10_4_PEER_STA_KICKOUT_EVENTID:
  5268. ath10k_wmi_event_peer_sta_kickout(ar, skb);
  5269. break;
  5270. case WMI_10_4_ROAM_EVENTID:
  5271. ath10k_wmi_event_roam(ar, skb);
  5272. ath10k_wmi_queue_set_coverage_class_work(ar);
  5273. break;
  5274. case WMI_10_4_HOST_SWBA_EVENTID:
  5275. ath10k_wmi_event_host_swba(ar, skb);
  5276. break;
  5277. case WMI_10_4_TBTTOFFSET_UPDATE_EVENTID:
  5278. ath10k_wmi_event_tbttoffset_update(ar, skb);
  5279. break;
  5280. case WMI_10_4_DEBUG_PRINT_EVENTID:
  5281. ath10k_wmi_event_debug_print(ar, skb);
  5282. ath10k_wmi_queue_set_coverage_class_work(ar);
  5283. break;
  5284. case WMI_10_4_VDEV_START_RESP_EVENTID:
  5285. ath10k_wmi_event_vdev_start_resp(ar, skb);
  5286. ath10k_wmi_queue_set_coverage_class_work(ar);
  5287. break;
  5288. case WMI_10_4_VDEV_STOPPED_EVENTID:
  5289. ath10k_wmi_event_vdev_stopped(ar, skb);
  5290. ath10k_wmi_queue_set_coverage_class_work(ar);
  5291. break;
  5292. case WMI_10_4_WOW_WAKEUP_HOST_EVENTID:
  5293. case WMI_10_4_PEER_RATECODE_LIST_EVENTID:
  5294. case WMI_10_4_WDS_PEER_EVENTID:
  5295. case WMI_10_4_DEBUG_FATAL_CONDITION_EVENTID:
  5296. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5297. "received event id %d not implemented\n", id);
  5298. break;
  5299. case WMI_10_4_UPDATE_STATS_EVENTID:
  5300. ath10k_wmi_event_update_stats(ar, skb);
  5301. break;
  5302. case WMI_10_4_PDEV_TEMPERATURE_EVENTID:
  5303. ath10k_wmi_event_temperature(ar, skb);
  5304. break;
  5305. case WMI_10_4_PDEV_BSS_CHAN_INFO_EVENTID:
  5306. ath10k_wmi_event_pdev_bss_chan_info(ar, skb);
  5307. break;
  5308. case WMI_10_4_PDEV_TPC_CONFIG_EVENTID:
  5309. ath10k_wmi_event_pdev_tpc_config(ar, skb);
  5310. break;
  5311. case WMI_10_4_TDLS_PEER_EVENTID:
  5312. ath10k_wmi_handle_tdls_peer_event(ar, skb);
  5313. break;
  5314. case WMI_10_4_PDEV_TPC_TABLE_EVENTID:
  5315. ath10k_wmi_event_tpc_final_table(ar, skb);
  5316. break;
  5317. case WMI_10_4_DFS_STATUS_CHECK_EVENTID:
  5318. ath10k_wmi_event_dfs_status_check(ar, skb);
  5319. break;
  5320. default:
  5321. ath10k_warn(ar, "Unknown eventid: %d\n", id);
  5322. break;
  5323. }
  5324. out:
  5325. dev_kfree_skb(skb);
  5326. }
  5327. static void ath10k_wmi_process_rx(struct ath10k *ar, struct sk_buff *skb)
  5328. {
  5329. int ret;
  5330. ret = ath10k_wmi_rx(ar, skb);
  5331. if (ret)
  5332. ath10k_warn(ar, "failed to process wmi rx: %d\n", ret);
  5333. }
  5334. int ath10k_wmi_connect(struct ath10k *ar)
  5335. {
  5336. int status;
  5337. struct ath10k_htc_svc_conn_req conn_req;
  5338. struct ath10k_htc_svc_conn_resp conn_resp;
  5339. memset(&ar->wmi.svc_map, 0, sizeof(ar->wmi.svc_map));
  5340. memset(&conn_req, 0, sizeof(conn_req));
  5341. memset(&conn_resp, 0, sizeof(conn_resp));
  5342. /* these fields are the same for all service endpoints */
  5343. conn_req.ep_ops.ep_tx_complete = ath10k_wmi_htc_tx_complete;
  5344. conn_req.ep_ops.ep_rx_complete = ath10k_wmi_process_rx;
  5345. conn_req.ep_ops.ep_tx_credits = ath10k_wmi_op_ep_tx_credits;
  5346. /* connect to control service */
  5347. conn_req.service_id = ATH10K_HTC_SVC_ID_WMI_CONTROL;
  5348. status = ath10k_htc_connect_service(&ar->htc, &conn_req, &conn_resp);
  5349. if (status) {
  5350. ath10k_warn(ar, "failed to connect to WMI CONTROL service status: %d\n",
  5351. status);
  5352. return status;
  5353. }
  5354. ar->wmi.eid = conn_resp.eid;
  5355. return 0;
  5356. }
  5357. static struct sk_buff *
  5358. ath10k_wmi_op_gen_pdev_set_rd(struct ath10k *ar, u16 rd, u16 rd2g, u16 rd5g,
  5359. u16 ctl2g, u16 ctl5g,
  5360. enum wmi_dfs_region dfs_reg)
  5361. {
  5362. struct wmi_pdev_set_regdomain_cmd *cmd;
  5363. struct sk_buff *skb;
  5364. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5365. if (!skb)
  5366. return ERR_PTR(-ENOMEM);
  5367. cmd = (struct wmi_pdev_set_regdomain_cmd *)skb->data;
  5368. cmd->reg_domain = __cpu_to_le32(rd);
  5369. cmd->reg_domain_2G = __cpu_to_le32(rd2g);
  5370. cmd->reg_domain_5G = __cpu_to_le32(rd5g);
  5371. cmd->conformance_test_limit_2G = __cpu_to_le32(ctl2g);
  5372. cmd->conformance_test_limit_5G = __cpu_to_le32(ctl5g);
  5373. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5374. "wmi pdev regdomain rd %x rd2g %x rd5g %x ctl2g %x ctl5g %x\n",
  5375. rd, rd2g, rd5g, ctl2g, ctl5g);
  5376. return skb;
  5377. }
  5378. static struct sk_buff *
  5379. ath10k_wmi_10x_op_gen_pdev_set_rd(struct ath10k *ar, u16 rd, u16 rd2g, u16
  5380. rd5g, u16 ctl2g, u16 ctl5g,
  5381. enum wmi_dfs_region dfs_reg)
  5382. {
  5383. struct wmi_pdev_set_regdomain_cmd_10x *cmd;
  5384. struct sk_buff *skb;
  5385. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5386. if (!skb)
  5387. return ERR_PTR(-ENOMEM);
  5388. cmd = (struct wmi_pdev_set_regdomain_cmd_10x *)skb->data;
  5389. cmd->reg_domain = __cpu_to_le32(rd);
  5390. cmd->reg_domain_2G = __cpu_to_le32(rd2g);
  5391. cmd->reg_domain_5G = __cpu_to_le32(rd5g);
  5392. cmd->conformance_test_limit_2G = __cpu_to_le32(ctl2g);
  5393. cmd->conformance_test_limit_5G = __cpu_to_le32(ctl5g);
  5394. cmd->dfs_domain = __cpu_to_le32(dfs_reg);
  5395. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5396. "wmi pdev regdomain rd %x rd2g %x rd5g %x ctl2g %x ctl5g %x dfs_region %x\n",
  5397. rd, rd2g, rd5g, ctl2g, ctl5g, dfs_reg);
  5398. return skb;
  5399. }
  5400. static struct sk_buff *
  5401. ath10k_wmi_op_gen_pdev_suspend(struct ath10k *ar, u32 suspend_opt)
  5402. {
  5403. struct wmi_pdev_suspend_cmd *cmd;
  5404. struct sk_buff *skb;
  5405. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5406. if (!skb)
  5407. return ERR_PTR(-ENOMEM);
  5408. cmd = (struct wmi_pdev_suspend_cmd *)skb->data;
  5409. cmd->suspend_opt = __cpu_to_le32(suspend_opt);
  5410. return skb;
  5411. }
  5412. static struct sk_buff *
  5413. ath10k_wmi_op_gen_pdev_resume(struct ath10k *ar)
  5414. {
  5415. struct sk_buff *skb;
  5416. skb = ath10k_wmi_alloc_skb(ar, 0);
  5417. if (!skb)
  5418. return ERR_PTR(-ENOMEM);
  5419. return skb;
  5420. }
  5421. static struct sk_buff *
  5422. ath10k_wmi_op_gen_pdev_set_param(struct ath10k *ar, u32 id, u32 value)
  5423. {
  5424. struct wmi_pdev_set_param_cmd *cmd;
  5425. struct sk_buff *skb;
  5426. if (id == WMI_PDEV_PARAM_UNSUPPORTED) {
  5427. ath10k_warn(ar, "pdev param %d not supported by firmware\n",
  5428. id);
  5429. return ERR_PTR(-EOPNOTSUPP);
  5430. }
  5431. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5432. if (!skb)
  5433. return ERR_PTR(-ENOMEM);
  5434. cmd = (struct wmi_pdev_set_param_cmd *)skb->data;
  5435. cmd->param_id = __cpu_to_le32(id);
  5436. cmd->param_value = __cpu_to_le32(value);
  5437. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi pdev set param %d value %d\n",
  5438. id, value);
  5439. return skb;
  5440. }
  5441. void ath10k_wmi_put_host_mem_chunks(struct ath10k *ar,
  5442. struct wmi_host_mem_chunks *chunks)
  5443. {
  5444. struct host_memory_chunk *chunk;
  5445. int i;
  5446. chunks->count = __cpu_to_le32(ar->wmi.num_mem_chunks);
  5447. for (i = 0; i < ar->wmi.num_mem_chunks; i++) {
  5448. chunk = &chunks->items[i];
  5449. chunk->ptr = __cpu_to_le32(ar->wmi.mem_chunks[i].paddr);
  5450. chunk->size = __cpu_to_le32(ar->wmi.mem_chunks[i].len);
  5451. chunk->req_id = __cpu_to_le32(ar->wmi.mem_chunks[i].req_id);
  5452. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5453. "wmi chunk %d len %d requested, addr 0x%llx\n",
  5454. i,
  5455. ar->wmi.mem_chunks[i].len,
  5456. (unsigned long long)ar->wmi.mem_chunks[i].paddr);
  5457. }
  5458. }
  5459. static struct sk_buff *ath10k_wmi_op_gen_init(struct ath10k *ar)
  5460. {
  5461. struct wmi_init_cmd *cmd;
  5462. struct sk_buff *buf;
  5463. struct wmi_resource_config config = {};
  5464. u32 len, val;
  5465. config.num_vdevs = __cpu_to_le32(TARGET_NUM_VDEVS);
  5466. config.num_peers = __cpu_to_le32(TARGET_NUM_PEERS);
  5467. config.num_offload_peers = __cpu_to_le32(TARGET_NUM_OFFLOAD_PEERS);
  5468. config.num_offload_reorder_bufs =
  5469. __cpu_to_le32(TARGET_NUM_OFFLOAD_REORDER_BUFS);
  5470. config.num_peer_keys = __cpu_to_le32(TARGET_NUM_PEER_KEYS);
  5471. config.num_tids = __cpu_to_le32(TARGET_NUM_TIDS);
  5472. config.ast_skid_limit = __cpu_to_le32(TARGET_AST_SKID_LIMIT);
  5473. config.tx_chain_mask = __cpu_to_le32(TARGET_TX_CHAIN_MASK);
  5474. config.rx_chain_mask = __cpu_to_le32(TARGET_RX_CHAIN_MASK);
  5475. config.rx_timeout_pri_vo = __cpu_to_le32(TARGET_RX_TIMEOUT_LO_PRI);
  5476. config.rx_timeout_pri_vi = __cpu_to_le32(TARGET_RX_TIMEOUT_LO_PRI);
  5477. config.rx_timeout_pri_be = __cpu_to_le32(TARGET_RX_TIMEOUT_LO_PRI);
  5478. config.rx_timeout_pri_bk = __cpu_to_le32(TARGET_RX_TIMEOUT_HI_PRI);
  5479. config.rx_decap_mode = __cpu_to_le32(ar->wmi.rx_decap_mode);
  5480. config.scan_max_pending_reqs =
  5481. __cpu_to_le32(TARGET_SCAN_MAX_PENDING_REQS);
  5482. config.bmiss_offload_max_vdev =
  5483. __cpu_to_le32(TARGET_BMISS_OFFLOAD_MAX_VDEV);
  5484. config.roam_offload_max_vdev =
  5485. __cpu_to_le32(TARGET_ROAM_OFFLOAD_MAX_VDEV);
  5486. config.roam_offload_max_ap_profiles =
  5487. __cpu_to_le32(TARGET_ROAM_OFFLOAD_MAX_AP_PROFILES);
  5488. config.num_mcast_groups = __cpu_to_le32(TARGET_NUM_MCAST_GROUPS);
  5489. config.num_mcast_table_elems =
  5490. __cpu_to_le32(TARGET_NUM_MCAST_TABLE_ELEMS);
  5491. config.mcast2ucast_mode = __cpu_to_le32(TARGET_MCAST2UCAST_MODE);
  5492. config.tx_dbg_log_size = __cpu_to_le32(TARGET_TX_DBG_LOG_SIZE);
  5493. config.num_wds_entries = __cpu_to_le32(TARGET_NUM_WDS_ENTRIES);
  5494. config.dma_burst_size = __cpu_to_le32(TARGET_DMA_BURST_SIZE);
  5495. config.mac_aggr_delim = __cpu_to_le32(TARGET_MAC_AGGR_DELIM);
  5496. val = TARGET_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK;
  5497. config.rx_skip_defrag_timeout_dup_detection_check = __cpu_to_le32(val);
  5498. config.vow_config = __cpu_to_le32(TARGET_VOW_CONFIG);
  5499. config.gtk_offload_max_vdev =
  5500. __cpu_to_le32(TARGET_GTK_OFFLOAD_MAX_VDEV);
  5501. config.num_msdu_desc = __cpu_to_le32(TARGET_NUM_MSDU_DESC);
  5502. config.max_frag_entries = __cpu_to_le32(TARGET_MAX_FRAG_ENTRIES);
  5503. len = sizeof(*cmd) +
  5504. (sizeof(struct host_memory_chunk) * ar->wmi.num_mem_chunks);
  5505. buf = ath10k_wmi_alloc_skb(ar, len);
  5506. if (!buf)
  5507. return ERR_PTR(-ENOMEM);
  5508. cmd = (struct wmi_init_cmd *)buf->data;
  5509. memcpy(&cmd->resource_config, &config, sizeof(config));
  5510. ath10k_wmi_put_host_mem_chunks(ar, &cmd->mem_chunks);
  5511. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi init\n");
  5512. return buf;
  5513. }
  5514. static struct sk_buff *ath10k_wmi_10_1_op_gen_init(struct ath10k *ar)
  5515. {
  5516. struct wmi_init_cmd_10x *cmd;
  5517. struct sk_buff *buf;
  5518. struct wmi_resource_config_10x config = {};
  5519. u32 len, val;
  5520. config.num_vdevs = __cpu_to_le32(TARGET_10X_NUM_VDEVS);
  5521. config.num_peers = __cpu_to_le32(TARGET_10X_NUM_PEERS);
  5522. config.num_peer_keys = __cpu_to_le32(TARGET_10X_NUM_PEER_KEYS);
  5523. config.num_tids = __cpu_to_le32(TARGET_10X_NUM_TIDS);
  5524. config.ast_skid_limit = __cpu_to_le32(TARGET_10X_AST_SKID_LIMIT);
  5525. config.tx_chain_mask = __cpu_to_le32(TARGET_10X_TX_CHAIN_MASK);
  5526. config.rx_chain_mask = __cpu_to_le32(TARGET_10X_RX_CHAIN_MASK);
  5527. config.rx_timeout_pri_vo = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
  5528. config.rx_timeout_pri_vi = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
  5529. config.rx_timeout_pri_be = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
  5530. config.rx_timeout_pri_bk = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_HI_PRI);
  5531. config.rx_decap_mode = __cpu_to_le32(ar->wmi.rx_decap_mode);
  5532. config.scan_max_pending_reqs =
  5533. __cpu_to_le32(TARGET_10X_SCAN_MAX_PENDING_REQS);
  5534. config.bmiss_offload_max_vdev =
  5535. __cpu_to_le32(TARGET_10X_BMISS_OFFLOAD_MAX_VDEV);
  5536. config.roam_offload_max_vdev =
  5537. __cpu_to_le32(TARGET_10X_ROAM_OFFLOAD_MAX_VDEV);
  5538. config.roam_offload_max_ap_profiles =
  5539. __cpu_to_le32(TARGET_10X_ROAM_OFFLOAD_MAX_AP_PROFILES);
  5540. config.num_mcast_groups = __cpu_to_le32(TARGET_10X_NUM_MCAST_GROUPS);
  5541. config.num_mcast_table_elems =
  5542. __cpu_to_le32(TARGET_10X_NUM_MCAST_TABLE_ELEMS);
  5543. config.mcast2ucast_mode = __cpu_to_le32(TARGET_10X_MCAST2UCAST_MODE);
  5544. config.tx_dbg_log_size = __cpu_to_le32(TARGET_10X_TX_DBG_LOG_SIZE);
  5545. config.num_wds_entries = __cpu_to_le32(TARGET_10X_NUM_WDS_ENTRIES);
  5546. config.dma_burst_size = __cpu_to_le32(TARGET_10X_DMA_BURST_SIZE);
  5547. config.mac_aggr_delim = __cpu_to_le32(TARGET_10X_MAC_AGGR_DELIM);
  5548. val = TARGET_10X_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK;
  5549. config.rx_skip_defrag_timeout_dup_detection_check = __cpu_to_le32(val);
  5550. config.vow_config = __cpu_to_le32(TARGET_10X_VOW_CONFIG);
  5551. config.num_msdu_desc = __cpu_to_le32(TARGET_10X_NUM_MSDU_DESC);
  5552. config.max_frag_entries = __cpu_to_le32(TARGET_10X_MAX_FRAG_ENTRIES);
  5553. len = sizeof(*cmd) +
  5554. (sizeof(struct host_memory_chunk) * ar->wmi.num_mem_chunks);
  5555. buf = ath10k_wmi_alloc_skb(ar, len);
  5556. if (!buf)
  5557. return ERR_PTR(-ENOMEM);
  5558. cmd = (struct wmi_init_cmd_10x *)buf->data;
  5559. memcpy(&cmd->resource_config, &config, sizeof(config));
  5560. ath10k_wmi_put_host_mem_chunks(ar, &cmd->mem_chunks);
  5561. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi init 10x\n");
  5562. return buf;
  5563. }
  5564. static struct sk_buff *ath10k_wmi_10_2_op_gen_init(struct ath10k *ar)
  5565. {
  5566. struct wmi_init_cmd_10_2 *cmd;
  5567. struct sk_buff *buf;
  5568. struct wmi_resource_config_10x config = {};
  5569. u32 len, val, features;
  5570. config.num_vdevs = __cpu_to_le32(TARGET_10X_NUM_VDEVS);
  5571. config.num_peer_keys = __cpu_to_le32(TARGET_10X_NUM_PEER_KEYS);
  5572. if (ath10k_peer_stats_enabled(ar)) {
  5573. config.num_peers = __cpu_to_le32(TARGET_10X_TX_STATS_NUM_PEERS);
  5574. config.num_tids = __cpu_to_le32(TARGET_10X_TX_STATS_NUM_TIDS);
  5575. } else {
  5576. config.num_peers = __cpu_to_le32(TARGET_10X_NUM_PEERS);
  5577. config.num_tids = __cpu_to_le32(TARGET_10X_NUM_TIDS);
  5578. }
  5579. config.ast_skid_limit = __cpu_to_le32(TARGET_10X_AST_SKID_LIMIT);
  5580. config.tx_chain_mask = __cpu_to_le32(TARGET_10X_TX_CHAIN_MASK);
  5581. config.rx_chain_mask = __cpu_to_le32(TARGET_10X_RX_CHAIN_MASK);
  5582. config.rx_timeout_pri_vo = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
  5583. config.rx_timeout_pri_vi = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
  5584. config.rx_timeout_pri_be = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
  5585. config.rx_timeout_pri_bk = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_HI_PRI);
  5586. config.rx_decap_mode = __cpu_to_le32(ar->wmi.rx_decap_mode);
  5587. config.scan_max_pending_reqs =
  5588. __cpu_to_le32(TARGET_10X_SCAN_MAX_PENDING_REQS);
  5589. config.bmiss_offload_max_vdev =
  5590. __cpu_to_le32(TARGET_10X_BMISS_OFFLOAD_MAX_VDEV);
  5591. config.roam_offload_max_vdev =
  5592. __cpu_to_le32(TARGET_10X_ROAM_OFFLOAD_MAX_VDEV);
  5593. config.roam_offload_max_ap_profiles =
  5594. __cpu_to_le32(TARGET_10X_ROAM_OFFLOAD_MAX_AP_PROFILES);
  5595. config.num_mcast_groups = __cpu_to_le32(TARGET_10X_NUM_MCAST_GROUPS);
  5596. config.num_mcast_table_elems =
  5597. __cpu_to_le32(TARGET_10X_NUM_MCAST_TABLE_ELEMS);
  5598. config.mcast2ucast_mode = __cpu_to_le32(TARGET_10X_MCAST2UCAST_MODE);
  5599. config.tx_dbg_log_size = __cpu_to_le32(TARGET_10X_TX_DBG_LOG_SIZE);
  5600. config.num_wds_entries = __cpu_to_le32(TARGET_10X_NUM_WDS_ENTRIES);
  5601. config.dma_burst_size = __cpu_to_le32(TARGET_10_2_DMA_BURST_SIZE);
  5602. config.mac_aggr_delim = __cpu_to_le32(TARGET_10X_MAC_AGGR_DELIM);
  5603. val = TARGET_10X_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK;
  5604. config.rx_skip_defrag_timeout_dup_detection_check = __cpu_to_le32(val);
  5605. config.vow_config = __cpu_to_le32(TARGET_10X_VOW_CONFIG);
  5606. config.num_msdu_desc = __cpu_to_le32(TARGET_10X_NUM_MSDU_DESC);
  5607. config.max_frag_entries = __cpu_to_le32(TARGET_10X_MAX_FRAG_ENTRIES);
  5608. len = sizeof(*cmd) +
  5609. (sizeof(struct host_memory_chunk) * ar->wmi.num_mem_chunks);
  5610. buf = ath10k_wmi_alloc_skb(ar, len);
  5611. if (!buf)
  5612. return ERR_PTR(-ENOMEM);
  5613. cmd = (struct wmi_init_cmd_10_2 *)buf->data;
  5614. features = WMI_10_2_RX_BATCH_MODE;
  5615. if (test_bit(ATH10K_FLAG_BTCOEX, &ar->dev_flags) &&
  5616. test_bit(WMI_SERVICE_COEX_GPIO, ar->wmi.svc_map))
  5617. features |= WMI_10_2_COEX_GPIO;
  5618. if (ath10k_peer_stats_enabled(ar))
  5619. features |= WMI_10_2_PEER_STATS;
  5620. if (test_bit(WMI_SERVICE_BSS_CHANNEL_INFO_64, ar->wmi.svc_map))
  5621. features |= WMI_10_2_BSS_CHAN_INFO;
  5622. cmd->resource_config.feature_mask = __cpu_to_le32(features);
  5623. memcpy(&cmd->resource_config.common, &config, sizeof(config));
  5624. ath10k_wmi_put_host_mem_chunks(ar, &cmd->mem_chunks);
  5625. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi init 10.2\n");
  5626. return buf;
  5627. }
  5628. static struct sk_buff *ath10k_wmi_10_4_op_gen_init(struct ath10k *ar)
  5629. {
  5630. struct wmi_init_cmd_10_4 *cmd;
  5631. struct sk_buff *buf;
  5632. struct wmi_resource_config_10_4 config = {};
  5633. u32 len;
  5634. config.num_vdevs = __cpu_to_le32(ar->max_num_vdevs);
  5635. config.num_peers = __cpu_to_le32(ar->max_num_peers);
  5636. config.num_active_peers = __cpu_to_le32(ar->num_active_peers);
  5637. config.num_tids = __cpu_to_le32(ar->num_tids);
  5638. config.num_offload_peers = __cpu_to_le32(TARGET_10_4_NUM_OFFLOAD_PEERS);
  5639. config.num_offload_reorder_buffs =
  5640. __cpu_to_le32(TARGET_10_4_NUM_OFFLOAD_REORDER_BUFFS);
  5641. config.num_peer_keys = __cpu_to_le32(TARGET_10_4_NUM_PEER_KEYS);
  5642. config.ast_skid_limit = __cpu_to_le32(TARGET_10_4_AST_SKID_LIMIT);
  5643. config.tx_chain_mask = __cpu_to_le32(ar->hw_params.tx_chain_mask);
  5644. config.rx_chain_mask = __cpu_to_le32(ar->hw_params.rx_chain_mask);
  5645. config.rx_timeout_pri[0] = __cpu_to_le32(TARGET_10_4_RX_TIMEOUT_LO_PRI);
  5646. config.rx_timeout_pri[1] = __cpu_to_le32(TARGET_10_4_RX_TIMEOUT_LO_PRI);
  5647. config.rx_timeout_pri[2] = __cpu_to_le32(TARGET_10_4_RX_TIMEOUT_LO_PRI);
  5648. config.rx_timeout_pri[3] = __cpu_to_le32(TARGET_10_4_RX_TIMEOUT_HI_PRI);
  5649. config.rx_decap_mode = __cpu_to_le32(ar->wmi.rx_decap_mode);
  5650. config.scan_max_pending_req = __cpu_to_le32(TARGET_10_4_SCAN_MAX_REQS);
  5651. config.bmiss_offload_max_vdev =
  5652. __cpu_to_le32(TARGET_10_4_BMISS_OFFLOAD_MAX_VDEV);
  5653. config.roam_offload_max_vdev =
  5654. __cpu_to_le32(TARGET_10_4_ROAM_OFFLOAD_MAX_VDEV);
  5655. config.roam_offload_max_ap_profiles =
  5656. __cpu_to_le32(TARGET_10_4_ROAM_OFFLOAD_MAX_PROFILES);
  5657. config.num_mcast_groups = __cpu_to_le32(TARGET_10_4_NUM_MCAST_GROUPS);
  5658. config.num_mcast_table_elems =
  5659. __cpu_to_le32(TARGET_10_4_NUM_MCAST_TABLE_ELEMS);
  5660. config.mcast2ucast_mode = __cpu_to_le32(TARGET_10_4_MCAST2UCAST_MODE);
  5661. config.tx_dbg_log_size = __cpu_to_le32(TARGET_10_4_TX_DBG_LOG_SIZE);
  5662. config.num_wds_entries = __cpu_to_le32(TARGET_10_4_NUM_WDS_ENTRIES);
  5663. config.dma_burst_size = __cpu_to_le32(TARGET_10_4_DMA_BURST_SIZE);
  5664. config.mac_aggr_delim = __cpu_to_le32(TARGET_10_4_MAC_AGGR_DELIM);
  5665. config.rx_skip_defrag_timeout_dup_detection_check =
  5666. __cpu_to_le32(TARGET_10_4_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK);
  5667. config.vow_config = __cpu_to_le32(TARGET_10_4_VOW_CONFIG);
  5668. config.gtk_offload_max_vdev =
  5669. __cpu_to_le32(TARGET_10_4_GTK_OFFLOAD_MAX_VDEV);
  5670. config.num_msdu_desc = __cpu_to_le32(ar->htt.max_num_pending_tx);
  5671. config.max_frag_entries = __cpu_to_le32(TARGET_10_4_11AC_TX_MAX_FRAGS);
  5672. config.max_peer_ext_stats =
  5673. __cpu_to_le32(TARGET_10_4_MAX_PEER_EXT_STATS);
  5674. config.smart_ant_cap = __cpu_to_le32(TARGET_10_4_SMART_ANT_CAP);
  5675. config.bk_minfree = __cpu_to_le32(TARGET_10_4_BK_MIN_FREE);
  5676. config.be_minfree = __cpu_to_le32(TARGET_10_4_BE_MIN_FREE);
  5677. config.vi_minfree = __cpu_to_le32(TARGET_10_4_VI_MIN_FREE);
  5678. config.vo_minfree = __cpu_to_le32(TARGET_10_4_VO_MIN_FREE);
  5679. config.rx_batchmode = __cpu_to_le32(TARGET_10_4_RX_BATCH_MODE);
  5680. config.tt_support =
  5681. __cpu_to_le32(TARGET_10_4_THERMAL_THROTTLING_CONFIG);
  5682. config.atf_config = __cpu_to_le32(TARGET_10_4_ATF_CONFIG);
  5683. config.iphdr_pad_config = __cpu_to_le32(TARGET_10_4_IPHDR_PAD_CONFIG);
  5684. config.qwrap_config = __cpu_to_le32(TARGET_10_4_QWRAP_CONFIG);
  5685. len = sizeof(*cmd) +
  5686. (sizeof(struct host_memory_chunk) * ar->wmi.num_mem_chunks);
  5687. buf = ath10k_wmi_alloc_skb(ar, len);
  5688. if (!buf)
  5689. return ERR_PTR(-ENOMEM);
  5690. cmd = (struct wmi_init_cmd_10_4 *)buf->data;
  5691. memcpy(&cmd->resource_config, &config, sizeof(config));
  5692. ath10k_wmi_put_host_mem_chunks(ar, &cmd->mem_chunks);
  5693. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi init 10.4\n");
  5694. return buf;
  5695. }
  5696. int ath10k_wmi_start_scan_verify(const struct wmi_start_scan_arg *arg)
  5697. {
  5698. if (arg->ie_len > WLAN_SCAN_PARAMS_MAX_IE_LEN)
  5699. return -EINVAL;
  5700. if (arg->n_channels > ARRAY_SIZE(arg->channels))
  5701. return -EINVAL;
  5702. if (arg->n_ssids > WLAN_SCAN_PARAMS_MAX_SSID)
  5703. return -EINVAL;
  5704. if (arg->n_bssids > WLAN_SCAN_PARAMS_MAX_BSSID)
  5705. return -EINVAL;
  5706. return 0;
  5707. }
  5708. static size_t
  5709. ath10k_wmi_start_scan_tlvs_len(const struct wmi_start_scan_arg *arg)
  5710. {
  5711. int len = 0;
  5712. if (arg->ie_len) {
  5713. len += sizeof(struct wmi_ie_data);
  5714. len += roundup(arg->ie_len, 4);
  5715. }
  5716. if (arg->n_channels) {
  5717. len += sizeof(struct wmi_chan_list);
  5718. len += sizeof(__le32) * arg->n_channels;
  5719. }
  5720. if (arg->n_ssids) {
  5721. len += sizeof(struct wmi_ssid_list);
  5722. len += sizeof(struct wmi_ssid) * arg->n_ssids;
  5723. }
  5724. if (arg->n_bssids) {
  5725. len += sizeof(struct wmi_bssid_list);
  5726. len += sizeof(struct wmi_mac_addr) * arg->n_bssids;
  5727. }
  5728. return len;
  5729. }
  5730. void ath10k_wmi_put_start_scan_common(struct wmi_start_scan_common *cmn,
  5731. const struct wmi_start_scan_arg *arg)
  5732. {
  5733. u32 scan_id;
  5734. u32 scan_req_id;
  5735. scan_id = WMI_HOST_SCAN_REQ_ID_PREFIX;
  5736. scan_id |= arg->scan_id;
  5737. scan_req_id = WMI_HOST_SCAN_REQUESTOR_ID_PREFIX;
  5738. scan_req_id |= arg->scan_req_id;
  5739. cmn->scan_id = __cpu_to_le32(scan_id);
  5740. cmn->scan_req_id = __cpu_to_le32(scan_req_id);
  5741. cmn->vdev_id = __cpu_to_le32(arg->vdev_id);
  5742. cmn->scan_priority = __cpu_to_le32(arg->scan_priority);
  5743. cmn->notify_scan_events = __cpu_to_le32(arg->notify_scan_events);
  5744. cmn->dwell_time_active = __cpu_to_le32(arg->dwell_time_active);
  5745. cmn->dwell_time_passive = __cpu_to_le32(arg->dwell_time_passive);
  5746. cmn->min_rest_time = __cpu_to_le32(arg->min_rest_time);
  5747. cmn->max_rest_time = __cpu_to_le32(arg->max_rest_time);
  5748. cmn->repeat_probe_time = __cpu_to_le32(arg->repeat_probe_time);
  5749. cmn->probe_spacing_time = __cpu_to_le32(arg->probe_spacing_time);
  5750. cmn->idle_time = __cpu_to_le32(arg->idle_time);
  5751. cmn->max_scan_time = __cpu_to_le32(arg->max_scan_time);
  5752. cmn->probe_delay = __cpu_to_le32(arg->probe_delay);
  5753. cmn->scan_ctrl_flags = __cpu_to_le32(arg->scan_ctrl_flags);
  5754. }
  5755. static void
  5756. ath10k_wmi_put_start_scan_tlvs(struct wmi_start_scan_tlvs *tlvs,
  5757. const struct wmi_start_scan_arg *arg)
  5758. {
  5759. struct wmi_ie_data *ie;
  5760. struct wmi_chan_list *channels;
  5761. struct wmi_ssid_list *ssids;
  5762. struct wmi_bssid_list *bssids;
  5763. void *ptr = tlvs->tlvs;
  5764. int i;
  5765. if (arg->n_channels) {
  5766. channels = ptr;
  5767. channels->tag = __cpu_to_le32(WMI_CHAN_LIST_TAG);
  5768. channels->num_chan = __cpu_to_le32(arg->n_channels);
  5769. for (i = 0; i < arg->n_channels; i++)
  5770. channels->channel_list[i].freq =
  5771. __cpu_to_le16(arg->channels[i]);
  5772. ptr += sizeof(*channels);
  5773. ptr += sizeof(__le32) * arg->n_channels;
  5774. }
  5775. if (arg->n_ssids) {
  5776. ssids = ptr;
  5777. ssids->tag = __cpu_to_le32(WMI_SSID_LIST_TAG);
  5778. ssids->num_ssids = __cpu_to_le32(arg->n_ssids);
  5779. for (i = 0; i < arg->n_ssids; i++) {
  5780. ssids->ssids[i].ssid_len =
  5781. __cpu_to_le32(arg->ssids[i].len);
  5782. memcpy(&ssids->ssids[i].ssid,
  5783. arg->ssids[i].ssid,
  5784. arg->ssids[i].len);
  5785. }
  5786. ptr += sizeof(*ssids);
  5787. ptr += sizeof(struct wmi_ssid) * arg->n_ssids;
  5788. }
  5789. if (arg->n_bssids) {
  5790. bssids = ptr;
  5791. bssids->tag = __cpu_to_le32(WMI_BSSID_LIST_TAG);
  5792. bssids->num_bssid = __cpu_to_le32(arg->n_bssids);
  5793. for (i = 0; i < arg->n_bssids; i++)
  5794. ether_addr_copy(bssids->bssid_list[i].addr,
  5795. arg->bssids[i].bssid);
  5796. ptr += sizeof(*bssids);
  5797. ptr += sizeof(struct wmi_mac_addr) * arg->n_bssids;
  5798. }
  5799. if (arg->ie_len) {
  5800. ie = ptr;
  5801. ie->tag = __cpu_to_le32(WMI_IE_TAG);
  5802. ie->ie_len = __cpu_to_le32(arg->ie_len);
  5803. memcpy(ie->ie_data, arg->ie, arg->ie_len);
  5804. ptr += sizeof(*ie);
  5805. ptr += roundup(arg->ie_len, 4);
  5806. }
  5807. }
  5808. static struct sk_buff *
  5809. ath10k_wmi_op_gen_start_scan(struct ath10k *ar,
  5810. const struct wmi_start_scan_arg *arg)
  5811. {
  5812. struct wmi_start_scan_cmd *cmd;
  5813. struct sk_buff *skb;
  5814. size_t len;
  5815. int ret;
  5816. ret = ath10k_wmi_start_scan_verify(arg);
  5817. if (ret)
  5818. return ERR_PTR(ret);
  5819. len = sizeof(*cmd) + ath10k_wmi_start_scan_tlvs_len(arg);
  5820. skb = ath10k_wmi_alloc_skb(ar, len);
  5821. if (!skb)
  5822. return ERR_PTR(-ENOMEM);
  5823. cmd = (struct wmi_start_scan_cmd *)skb->data;
  5824. ath10k_wmi_put_start_scan_common(&cmd->common, arg);
  5825. ath10k_wmi_put_start_scan_tlvs(&cmd->tlvs, arg);
  5826. cmd->burst_duration_ms = __cpu_to_le32(0);
  5827. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi start scan\n");
  5828. return skb;
  5829. }
  5830. static struct sk_buff *
  5831. ath10k_wmi_10x_op_gen_start_scan(struct ath10k *ar,
  5832. const struct wmi_start_scan_arg *arg)
  5833. {
  5834. struct wmi_10x_start_scan_cmd *cmd;
  5835. struct sk_buff *skb;
  5836. size_t len;
  5837. int ret;
  5838. ret = ath10k_wmi_start_scan_verify(arg);
  5839. if (ret)
  5840. return ERR_PTR(ret);
  5841. len = sizeof(*cmd) + ath10k_wmi_start_scan_tlvs_len(arg);
  5842. skb = ath10k_wmi_alloc_skb(ar, len);
  5843. if (!skb)
  5844. return ERR_PTR(-ENOMEM);
  5845. cmd = (struct wmi_10x_start_scan_cmd *)skb->data;
  5846. ath10k_wmi_put_start_scan_common(&cmd->common, arg);
  5847. ath10k_wmi_put_start_scan_tlvs(&cmd->tlvs, arg);
  5848. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi 10x start scan\n");
  5849. return skb;
  5850. }
  5851. void ath10k_wmi_start_scan_init(struct ath10k *ar,
  5852. struct wmi_start_scan_arg *arg)
  5853. {
  5854. /* setup commonly used values */
  5855. arg->scan_req_id = 1;
  5856. arg->scan_priority = WMI_SCAN_PRIORITY_LOW;
  5857. arg->dwell_time_active = 50;
  5858. arg->dwell_time_passive = 150;
  5859. arg->min_rest_time = 50;
  5860. arg->max_rest_time = 500;
  5861. arg->repeat_probe_time = 0;
  5862. arg->probe_spacing_time = 0;
  5863. arg->idle_time = 0;
  5864. arg->max_scan_time = 20000;
  5865. arg->probe_delay = 5;
  5866. arg->notify_scan_events = WMI_SCAN_EVENT_STARTED
  5867. | WMI_SCAN_EVENT_COMPLETED
  5868. | WMI_SCAN_EVENT_BSS_CHANNEL
  5869. | WMI_SCAN_EVENT_FOREIGN_CHANNEL
  5870. | WMI_SCAN_EVENT_FOREIGN_CHANNEL_EXIT
  5871. | WMI_SCAN_EVENT_DEQUEUED;
  5872. arg->scan_ctrl_flags |= WMI_SCAN_CHAN_STAT_EVENT;
  5873. arg->n_bssids = 1;
  5874. arg->bssids[0].bssid = "\xFF\xFF\xFF\xFF\xFF\xFF";
  5875. }
  5876. static struct sk_buff *
  5877. ath10k_wmi_op_gen_stop_scan(struct ath10k *ar,
  5878. const struct wmi_stop_scan_arg *arg)
  5879. {
  5880. struct wmi_stop_scan_cmd *cmd;
  5881. struct sk_buff *skb;
  5882. u32 scan_id;
  5883. u32 req_id;
  5884. if (arg->req_id > 0xFFF)
  5885. return ERR_PTR(-EINVAL);
  5886. if (arg->req_type == WMI_SCAN_STOP_ONE && arg->u.scan_id > 0xFFF)
  5887. return ERR_PTR(-EINVAL);
  5888. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5889. if (!skb)
  5890. return ERR_PTR(-ENOMEM);
  5891. scan_id = arg->u.scan_id;
  5892. scan_id |= WMI_HOST_SCAN_REQ_ID_PREFIX;
  5893. req_id = arg->req_id;
  5894. req_id |= WMI_HOST_SCAN_REQUESTOR_ID_PREFIX;
  5895. cmd = (struct wmi_stop_scan_cmd *)skb->data;
  5896. cmd->req_type = __cpu_to_le32(arg->req_type);
  5897. cmd->vdev_id = __cpu_to_le32(arg->u.vdev_id);
  5898. cmd->scan_id = __cpu_to_le32(scan_id);
  5899. cmd->scan_req_id = __cpu_to_le32(req_id);
  5900. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5901. "wmi stop scan reqid %d req_type %d vdev/scan_id %d\n",
  5902. arg->req_id, arg->req_type, arg->u.scan_id);
  5903. return skb;
  5904. }
  5905. static struct sk_buff *
  5906. ath10k_wmi_op_gen_vdev_create(struct ath10k *ar, u32 vdev_id,
  5907. enum wmi_vdev_type type,
  5908. enum wmi_vdev_subtype subtype,
  5909. const u8 macaddr[ETH_ALEN])
  5910. {
  5911. struct wmi_vdev_create_cmd *cmd;
  5912. struct sk_buff *skb;
  5913. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5914. if (!skb)
  5915. return ERR_PTR(-ENOMEM);
  5916. cmd = (struct wmi_vdev_create_cmd *)skb->data;
  5917. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5918. cmd->vdev_type = __cpu_to_le32(type);
  5919. cmd->vdev_subtype = __cpu_to_le32(subtype);
  5920. ether_addr_copy(cmd->vdev_macaddr.addr, macaddr);
  5921. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5922. "WMI vdev create: id %d type %d subtype %d macaddr %pM\n",
  5923. vdev_id, type, subtype, macaddr);
  5924. return skb;
  5925. }
  5926. static struct sk_buff *
  5927. ath10k_wmi_op_gen_vdev_delete(struct ath10k *ar, u32 vdev_id)
  5928. {
  5929. struct wmi_vdev_delete_cmd *cmd;
  5930. struct sk_buff *skb;
  5931. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5932. if (!skb)
  5933. return ERR_PTR(-ENOMEM);
  5934. cmd = (struct wmi_vdev_delete_cmd *)skb->data;
  5935. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5936. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5937. "WMI vdev delete id %d\n", vdev_id);
  5938. return skb;
  5939. }
  5940. static struct sk_buff *
  5941. ath10k_wmi_op_gen_vdev_start(struct ath10k *ar,
  5942. const struct wmi_vdev_start_request_arg *arg,
  5943. bool restart)
  5944. {
  5945. struct wmi_vdev_start_request_cmd *cmd;
  5946. struct sk_buff *skb;
  5947. const char *cmdname;
  5948. u32 flags = 0;
  5949. if (WARN_ON(arg->hidden_ssid && !arg->ssid))
  5950. return ERR_PTR(-EINVAL);
  5951. if (WARN_ON(arg->ssid_len > sizeof(cmd->ssid.ssid)))
  5952. return ERR_PTR(-EINVAL);
  5953. if (restart)
  5954. cmdname = "restart";
  5955. else
  5956. cmdname = "start";
  5957. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5958. if (!skb)
  5959. return ERR_PTR(-ENOMEM);
  5960. if (arg->hidden_ssid)
  5961. flags |= WMI_VDEV_START_HIDDEN_SSID;
  5962. if (arg->pmf_enabled)
  5963. flags |= WMI_VDEV_START_PMF_ENABLED;
  5964. cmd = (struct wmi_vdev_start_request_cmd *)skb->data;
  5965. cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
  5966. cmd->disable_hw_ack = __cpu_to_le32(arg->disable_hw_ack);
  5967. cmd->beacon_interval = __cpu_to_le32(arg->bcn_intval);
  5968. cmd->dtim_period = __cpu_to_le32(arg->dtim_period);
  5969. cmd->flags = __cpu_to_le32(flags);
  5970. cmd->bcn_tx_rate = __cpu_to_le32(arg->bcn_tx_rate);
  5971. cmd->bcn_tx_power = __cpu_to_le32(arg->bcn_tx_power);
  5972. if (arg->ssid) {
  5973. cmd->ssid.ssid_len = __cpu_to_le32(arg->ssid_len);
  5974. memcpy(cmd->ssid.ssid, arg->ssid, arg->ssid_len);
  5975. }
  5976. ath10k_wmi_put_wmi_channel(&cmd->chan, &arg->channel);
  5977. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5978. "wmi vdev %s id 0x%x flags: 0x%0X, freq %d, mode %d, ch_flags: 0x%0X, max_power: %d\n",
  5979. cmdname, arg->vdev_id,
  5980. flags, arg->channel.freq, arg->channel.mode,
  5981. cmd->chan.flags, arg->channel.max_power);
  5982. return skb;
  5983. }
  5984. static struct sk_buff *
  5985. ath10k_wmi_op_gen_vdev_stop(struct ath10k *ar, u32 vdev_id)
  5986. {
  5987. struct wmi_vdev_stop_cmd *cmd;
  5988. struct sk_buff *skb;
  5989. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5990. if (!skb)
  5991. return ERR_PTR(-ENOMEM);
  5992. cmd = (struct wmi_vdev_stop_cmd *)skb->data;
  5993. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5994. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi vdev stop id 0x%x\n", vdev_id);
  5995. return skb;
  5996. }
  5997. static struct sk_buff *
  5998. ath10k_wmi_op_gen_vdev_up(struct ath10k *ar, u32 vdev_id, u32 aid,
  5999. const u8 *bssid)
  6000. {
  6001. struct wmi_vdev_up_cmd *cmd;
  6002. struct sk_buff *skb;
  6003. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6004. if (!skb)
  6005. return ERR_PTR(-ENOMEM);
  6006. cmd = (struct wmi_vdev_up_cmd *)skb->data;
  6007. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6008. cmd->vdev_assoc_id = __cpu_to_le32(aid);
  6009. ether_addr_copy(cmd->vdev_bssid.addr, bssid);
  6010. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6011. "wmi mgmt vdev up id 0x%x assoc id %d bssid %pM\n",
  6012. vdev_id, aid, bssid);
  6013. return skb;
  6014. }
  6015. static struct sk_buff *
  6016. ath10k_wmi_op_gen_vdev_down(struct ath10k *ar, u32 vdev_id)
  6017. {
  6018. struct wmi_vdev_down_cmd *cmd;
  6019. struct sk_buff *skb;
  6020. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6021. if (!skb)
  6022. return ERR_PTR(-ENOMEM);
  6023. cmd = (struct wmi_vdev_down_cmd *)skb->data;
  6024. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6025. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6026. "wmi mgmt vdev down id 0x%x\n", vdev_id);
  6027. return skb;
  6028. }
  6029. static struct sk_buff *
  6030. ath10k_wmi_op_gen_vdev_set_param(struct ath10k *ar, u32 vdev_id,
  6031. u32 param_id, u32 param_value)
  6032. {
  6033. struct wmi_vdev_set_param_cmd *cmd;
  6034. struct sk_buff *skb;
  6035. if (param_id == WMI_VDEV_PARAM_UNSUPPORTED) {
  6036. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6037. "vdev param %d not supported by firmware\n",
  6038. param_id);
  6039. return ERR_PTR(-EOPNOTSUPP);
  6040. }
  6041. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6042. if (!skb)
  6043. return ERR_PTR(-ENOMEM);
  6044. cmd = (struct wmi_vdev_set_param_cmd *)skb->data;
  6045. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6046. cmd->param_id = __cpu_to_le32(param_id);
  6047. cmd->param_value = __cpu_to_le32(param_value);
  6048. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6049. "wmi vdev id 0x%x set param %d value %d\n",
  6050. vdev_id, param_id, param_value);
  6051. return skb;
  6052. }
  6053. static struct sk_buff *
  6054. ath10k_wmi_op_gen_vdev_install_key(struct ath10k *ar,
  6055. const struct wmi_vdev_install_key_arg *arg)
  6056. {
  6057. struct wmi_vdev_install_key_cmd *cmd;
  6058. struct sk_buff *skb;
  6059. if (arg->key_cipher == WMI_CIPHER_NONE && arg->key_data != NULL)
  6060. return ERR_PTR(-EINVAL);
  6061. if (arg->key_cipher != WMI_CIPHER_NONE && arg->key_data == NULL)
  6062. return ERR_PTR(-EINVAL);
  6063. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd) + arg->key_len);
  6064. if (!skb)
  6065. return ERR_PTR(-ENOMEM);
  6066. cmd = (struct wmi_vdev_install_key_cmd *)skb->data;
  6067. cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
  6068. cmd->key_idx = __cpu_to_le32(arg->key_idx);
  6069. cmd->key_flags = __cpu_to_le32(arg->key_flags);
  6070. cmd->key_cipher = __cpu_to_le32(arg->key_cipher);
  6071. cmd->key_len = __cpu_to_le32(arg->key_len);
  6072. cmd->key_txmic_len = __cpu_to_le32(arg->key_txmic_len);
  6073. cmd->key_rxmic_len = __cpu_to_le32(arg->key_rxmic_len);
  6074. if (arg->macaddr)
  6075. ether_addr_copy(cmd->peer_macaddr.addr, arg->macaddr);
  6076. if (arg->key_data)
  6077. memcpy(cmd->key_data, arg->key_data, arg->key_len);
  6078. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6079. "wmi vdev install key idx %d cipher %d len %d\n",
  6080. arg->key_idx, arg->key_cipher, arg->key_len);
  6081. return skb;
  6082. }
  6083. static struct sk_buff *
  6084. ath10k_wmi_op_gen_vdev_spectral_conf(struct ath10k *ar,
  6085. const struct wmi_vdev_spectral_conf_arg *arg)
  6086. {
  6087. struct wmi_vdev_spectral_conf_cmd *cmd;
  6088. struct sk_buff *skb;
  6089. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6090. if (!skb)
  6091. return ERR_PTR(-ENOMEM);
  6092. cmd = (struct wmi_vdev_spectral_conf_cmd *)skb->data;
  6093. cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
  6094. cmd->scan_count = __cpu_to_le32(arg->scan_count);
  6095. cmd->scan_period = __cpu_to_le32(arg->scan_period);
  6096. cmd->scan_priority = __cpu_to_le32(arg->scan_priority);
  6097. cmd->scan_fft_size = __cpu_to_le32(arg->scan_fft_size);
  6098. cmd->scan_gc_ena = __cpu_to_le32(arg->scan_gc_ena);
  6099. cmd->scan_restart_ena = __cpu_to_le32(arg->scan_restart_ena);
  6100. cmd->scan_noise_floor_ref = __cpu_to_le32(arg->scan_noise_floor_ref);
  6101. cmd->scan_init_delay = __cpu_to_le32(arg->scan_init_delay);
  6102. cmd->scan_nb_tone_thr = __cpu_to_le32(arg->scan_nb_tone_thr);
  6103. cmd->scan_str_bin_thr = __cpu_to_le32(arg->scan_str_bin_thr);
  6104. cmd->scan_wb_rpt_mode = __cpu_to_le32(arg->scan_wb_rpt_mode);
  6105. cmd->scan_rssi_rpt_mode = __cpu_to_le32(arg->scan_rssi_rpt_mode);
  6106. cmd->scan_rssi_thr = __cpu_to_le32(arg->scan_rssi_thr);
  6107. cmd->scan_pwr_format = __cpu_to_le32(arg->scan_pwr_format);
  6108. cmd->scan_rpt_mode = __cpu_to_le32(arg->scan_rpt_mode);
  6109. cmd->scan_bin_scale = __cpu_to_le32(arg->scan_bin_scale);
  6110. cmd->scan_dbm_adj = __cpu_to_le32(arg->scan_dbm_adj);
  6111. cmd->scan_chn_mask = __cpu_to_le32(arg->scan_chn_mask);
  6112. return skb;
  6113. }
  6114. static struct sk_buff *
  6115. ath10k_wmi_op_gen_vdev_spectral_enable(struct ath10k *ar, u32 vdev_id,
  6116. u32 trigger, u32 enable)
  6117. {
  6118. struct wmi_vdev_spectral_enable_cmd *cmd;
  6119. struct sk_buff *skb;
  6120. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6121. if (!skb)
  6122. return ERR_PTR(-ENOMEM);
  6123. cmd = (struct wmi_vdev_spectral_enable_cmd *)skb->data;
  6124. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6125. cmd->trigger_cmd = __cpu_to_le32(trigger);
  6126. cmd->enable_cmd = __cpu_to_le32(enable);
  6127. return skb;
  6128. }
  6129. static struct sk_buff *
  6130. ath10k_wmi_op_gen_peer_create(struct ath10k *ar, u32 vdev_id,
  6131. const u8 peer_addr[ETH_ALEN],
  6132. enum wmi_peer_type peer_type)
  6133. {
  6134. struct wmi_peer_create_cmd *cmd;
  6135. struct sk_buff *skb;
  6136. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6137. if (!skb)
  6138. return ERR_PTR(-ENOMEM);
  6139. cmd = (struct wmi_peer_create_cmd *)skb->data;
  6140. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6141. ether_addr_copy(cmd->peer_macaddr.addr, peer_addr);
  6142. cmd->peer_type = __cpu_to_le32(peer_type);
  6143. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6144. "wmi peer create vdev_id %d peer_addr %pM\n",
  6145. vdev_id, peer_addr);
  6146. return skb;
  6147. }
  6148. static struct sk_buff *
  6149. ath10k_wmi_op_gen_peer_delete(struct ath10k *ar, u32 vdev_id,
  6150. const u8 peer_addr[ETH_ALEN])
  6151. {
  6152. struct wmi_peer_delete_cmd *cmd;
  6153. struct sk_buff *skb;
  6154. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6155. if (!skb)
  6156. return ERR_PTR(-ENOMEM);
  6157. cmd = (struct wmi_peer_delete_cmd *)skb->data;
  6158. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6159. ether_addr_copy(cmd->peer_macaddr.addr, peer_addr);
  6160. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6161. "wmi peer delete vdev_id %d peer_addr %pM\n",
  6162. vdev_id, peer_addr);
  6163. return skb;
  6164. }
  6165. static struct sk_buff *
  6166. ath10k_wmi_op_gen_peer_flush(struct ath10k *ar, u32 vdev_id,
  6167. const u8 peer_addr[ETH_ALEN], u32 tid_bitmap)
  6168. {
  6169. struct wmi_peer_flush_tids_cmd *cmd;
  6170. struct sk_buff *skb;
  6171. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6172. if (!skb)
  6173. return ERR_PTR(-ENOMEM);
  6174. cmd = (struct wmi_peer_flush_tids_cmd *)skb->data;
  6175. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6176. cmd->peer_tid_bitmap = __cpu_to_le32(tid_bitmap);
  6177. ether_addr_copy(cmd->peer_macaddr.addr, peer_addr);
  6178. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6179. "wmi peer flush vdev_id %d peer_addr %pM tids %08x\n",
  6180. vdev_id, peer_addr, tid_bitmap);
  6181. return skb;
  6182. }
  6183. static struct sk_buff *
  6184. ath10k_wmi_op_gen_peer_set_param(struct ath10k *ar, u32 vdev_id,
  6185. const u8 *peer_addr,
  6186. enum wmi_peer_param param_id,
  6187. u32 param_value)
  6188. {
  6189. struct wmi_peer_set_param_cmd *cmd;
  6190. struct sk_buff *skb;
  6191. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6192. if (!skb)
  6193. return ERR_PTR(-ENOMEM);
  6194. cmd = (struct wmi_peer_set_param_cmd *)skb->data;
  6195. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6196. cmd->param_id = __cpu_to_le32(param_id);
  6197. cmd->param_value = __cpu_to_le32(param_value);
  6198. ether_addr_copy(cmd->peer_macaddr.addr, peer_addr);
  6199. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6200. "wmi vdev %d peer 0x%pM set param %d value %d\n",
  6201. vdev_id, peer_addr, param_id, param_value);
  6202. return skb;
  6203. }
  6204. static struct sk_buff *
  6205. ath10k_wmi_op_gen_set_psmode(struct ath10k *ar, u32 vdev_id,
  6206. enum wmi_sta_ps_mode psmode)
  6207. {
  6208. struct wmi_sta_powersave_mode_cmd *cmd;
  6209. struct sk_buff *skb;
  6210. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6211. if (!skb)
  6212. return ERR_PTR(-ENOMEM);
  6213. cmd = (struct wmi_sta_powersave_mode_cmd *)skb->data;
  6214. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6215. cmd->sta_ps_mode = __cpu_to_le32(psmode);
  6216. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6217. "wmi set powersave id 0x%x mode %d\n",
  6218. vdev_id, psmode);
  6219. return skb;
  6220. }
  6221. static struct sk_buff *
  6222. ath10k_wmi_op_gen_set_sta_ps(struct ath10k *ar, u32 vdev_id,
  6223. enum wmi_sta_powersave_param param_id,
  6224. u32 value)
  6225. {
  6226. struct wmi_sta_powersave_param_cmd *cmd;
  6227. struct sk_buff *skb;
  6228. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6229. if (!skb)
  6230. return ERR_PTR(-ENOMEM);
  6231. cmd = (struct wmi_sta_powersave_param_cmd *)skb->data;
  6232. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6233. cmd->param_id = __cpu_to_le32(param_id);
  6234. cmd->param_value = __cpu_to_le32(value);
  6235. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6236. "wmi sta ps param vdev_id 0x%x param %d value %d\n",
  6237. vdev_id, param_id, value);
  6238. return skb;
  6239. }
  6240. static struct sk_buff *
  6241. ath10k_wmi_op_gen_set_ap_ps(struct ath10k *ar, u32 vdev_id, const u8 *mac,
  6242. enum wmi_ap_ps_peer_param param_id, u32 value)
  6243. {
  6244. struct wmi_ap_ps_peer_cmd *cmd;
  6245. struct sk_buff *skb;
  6246. if (!mac)
  6247. return ERR_PTR(-EINVAL);
  6248. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6249. if (!skb)
  6250. return ERR_PTR(-ENOMEM);
  6251. cmd = (struct wmi_ap_ps_peer_cmd *)skb->data;
  6252. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6253. cmd->param_id = __cpu_to_le32(param_id);
  6254. cmd->param_value = __cpu_to_le32(value);
  6255. ether_addr_copy(cmd->peer_macaddr.addr, mac);
  6256. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6257. "wmi ap ps param vdev_id 0x%X param %d value %d mac_addr %pM\n",
  6258. vdev_id, param_id, value, mac);
  6259. return skb;
  6260. }
  6261. static struct sk_buff *
  6262. ath10k_wmi_op_gen_scan_chan_list(struct ath10k *ar,
  6263. const struct wmi_scan_chan_list_arg *arg)
  6264. {
  6265. struct wmi_scan_chan_list_cmd *cmd;
  6266. struct sk_buff *skb;
  6267. struct wmi_channel_arg *ch;
  6268. struct wmi_channel *ci;
  6269. int len;
  6270. int i;
  6271. len = sizeof(*cmd) + arg->n_channels * sizeof(struct wmi_channel);
  6272. skb = ath10k_wmi_alloc_skb(ar, len);
  6273. if (!skb)
  6274. return ERR_PTR(-EINVAL);
  6275. cmd = (struct wmi_scan_chan_list_cmd *)skb->data;
  6276. cmd->num_scan_chans = __cpu_to_le32(arg->n_channels);
  6277. for (i = 0; i < arg->n_channels; i++) {
  6278. ch = &arg->channels[i];
  6279. ci = &cmd->chan_info[i];
  6280. ath10k_wmi_put_wmi_channel(ci, ch);
  6281. }
  6282. return skb;
  6283. }
  6284. static void
  6285. ath10k_wmi_peer_assoc_fill(struct ath10k *ar, void *buf,
  6286. const struct wmi_peer_assoc_complete_arg *arg)
  6287. {
  6288. struct wmi_common_peer_assoc_complete_cmd *cmd = buf;
  6289. cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
  6290. cmd->peer_new_assoc = __cpu_to_le32(arg->peer_reassoc ? 0 : 1);
  6291. cmd->peer_associd = __cpu_to_le32(arg->peer_aid);
  6292. cmd->peer_flags = __cpu_to_le32(arg->peer_flags);
  6293. cmd->peer_caps = __cpu_to_le32(arg->peer_caps);
  6294. cmd->peer_listen_intval = __cpu_to_le32(arg->peer_listen_intval);
  6295. cmd->peer_ht_caps = __cpu_to_le32(arg->peer_ht_caps);
  6296. cmd->peer_max_mpdu = __cpu_to_le32(arg->peer_max_mpdu);
  6297. cmd->peer_mpdu_density = __cpu_to_le32(arg->peer_mpdu_density);
  6298. cmd->peer_rate_caps = __cpu_to_le32(arg->peer_rate_caps);
  6299. cmd->peer_nss = __cpu_to_le32(arg->peer_num_spatial_streams);
  6300. cmd->peer_vht_caps = __cpu_to_le32(arg->peer_vht_caps);
  6301. cmd->peer_phymode = __cpu_to_le32(arg->peer_phymode);
  6302. ether_addr_copy(cmd->peer_macaddr.addr, arg->addr);
  6303. cmd->peer_legacy_rates.num_rates =
  6304. __cpu_to_le32(arg->peer_legacy_rates.num_rates);
  6305. memcpy(cmd->peer_legacy_rates.rates, arg->peer_legacy_rates.rates,
  6306. arg->peer_legacy_rates.num_rates);
  6307. cmd->peer_ht_rates.num_rates =
  6308. __cpu_to_le32(arg->peer_ht_rates.num_rates);
  6309. memcpy(cmd->peer_ht_rates.rates, arg->peer_ht_rates.rates,
  6310. arg->peer_ht_rates.num_rates);
  6311. cmd->peer_vht_rates.rx_max_rate =
  6312. __cpu_to_le32(arg->peer_vht_rates.rx_max_rate);
  6313. cmd->peer_vht_rates.rx_mcs_set =
  6314. __cpu_to_le32(arg->peer_vht_rates.rx_mcs_set);
  6315. cmd->peer_vht_rates.tx_max_rate =
  6316. __cpu_to_le32(arg->peer_vht_rates.tx_max_rate);
  6317. cmd->peer_vht_rates.tx_mcs_set =
  6318. __cpu_to_le32(arg->peer_vht_rates.tx_mcs_set);
  6319. }
  6320. static void
  6321. ath10k_wmi_peer_assoc_fill_main(struct ath10k *ar, void *buf,
  6322. const struct wmi_peer_assoc_complete_arg *arg)
  6323. {
  6324. struct wmi_main_peer_assoc_complete_cmd *cmd = buf;
  6325. ath10k_wmi_peer_assoc_fill(ar, buf, arg);
  6326. memset(cmd->peer_ht_info, 0, sizeof(cmd->peer_ht_info));
  6327. }
  6328. static void
  6329. ath10k_wmi_peer_assoc_fill_10_1(struct ath10k *ar, void *buf,
  6330. const struct wmi_peer_assoc_complete_arg *arg)
  6331. {
  6332. ath10k_wmi_peer_assoc_fill(ar, buf, arg);
  6333. }
  6334. static void
  6335. ath10k_wmi_peer_assoc_fill_10_2(struct ath10k *ar, void *buf,
  6336. const struct wmi_peer_assoc_complete_arg *arg)
  6337. {
  6338. struct wmi_10_2_peer_assoc_complete_cmd *cmd = buf;
  6339. int max_mcs, max_nss;
  6340. u32 info0;
  6341. /* TODO: Is using max values okay with firmware? */
  6342. max_mcs = 0xf;
  6343. max_nss = 0xf;
  6344. info0 = SM(max_mcs, WMI_PEER_ASSOC_INFO0_MAX_MCS_IDX) |
  6345. SM(max_nss, WMI_PEER_ASSOC_INFO0_MAX_NSS);
  6346. ath10k_wmi_peer_assoc_fill(ar, buf, arg);
  6347. cmd->info0 = __cpu_to_le32(info0);
  6348. }
  6349. static void
  6350. ath10k_wmi_peer_assoc_fill_10_4(struct ath10k *ar, void *buf,
  6351. const struct wmi_peer_assoc_complete_arg *arg)
  6352. {
  6353. struct wmi_10_4_peer_assoc_complete_cmd *cmd = buf;
  6354. ath10k_wmi_peer_assoc_fill_10_2(ar, buf, arg);
  6355. if (arg->peer_bw_rxnss_override)
  6356. cmd->peer_bw_rxnss_override =
  6357. __cpu_to_le32((arg->peer_bw_rxnss_override - 1) |
  6358. BIT(PEER_BW_RXNSS_OVERRIDE_OFFSET));
  6359. else
  6360. cmd->peer_bw_rxnss_override = 0;
  6361. }
  6362. static int
  6363. ath10k_wmi_peer_assoc_check_arg(const struct wmi_peer_assoc_complete_arg *arg)
  6364. {
  6365. if (arg->peer_mpdu_density > 16)
  6366. return -EINVAL;
  6367. if (arg->peer_legacy_rates.num_rates > MAX_SUPPORTED_RATES)
  6368. return -EINVAL;
  6369. if (arg->peer_ht_rates.num_rates > MAX_SUPPORTED_RATES)
  6370. return -EINVAL;
  6371. return 0;
  6372. }
  6373. static struct sk_buff *
  6374. ath10k_wmi_op_gen_peer_assoc(struct ath10k *ar,
  6375. const struct wmi_peer_assoc_complete_arg *arg)
  6376. {
  6377. size_t len = sizeof(struct wmi_main_peer_assoc_complete_cmd);
  6378. struct sk_buff *skb;
  6379. int ret;
  6380. ret = ath10k_wmi_peer_assoc_check_arg(arg);
  6381. if (ret)
  6382. return ERR_PTR(ret);
  6383. skb = ath10k_wmi_alloc_skb(ar, len);
  6384. if (!skb)
  6385. return ERR_PTR(-ENOMEM);
  6386. ath10k_wmi_peer_assoc_fill_main(ar, skb->data, arg);
  6387. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6388. "wmi peer assoc vdev %d addr %pM (%s)\n",
  6389. arg->vdev_id, arg->addr,
  6390. arg->peer_reassoc ? "reassociate" : "new");
  6391. return skb;
  6392. }
  6393. static struct sk_buff *
  6394. ath10k_wmi_10_1_op_gen_peer_assoc(struct ath10k *ar,
  6395. const struct wmi_peer_assoc_complete_arg *arg)
  6396. {
  6397. size_t len = sizeof(struct wmi_10_1_peer_assoc_complete_cmd);
  6398. struct sk_buff *skb;
  6399. int ret;
  6400. ret = ath10k_wmi_peer_assoc_check_arg(arg);
  6401. if (ret)
  6402. return ERR_PTR(ret);
  6403. skb = ath10k_wmi_alloc_skb(ar, len);
  6404. if (!skb)
  6405. return ERR_PTR(-ENOMEM);
  6406. ath10k_wmi_peer_assoc_fill_10_1(ar, skb->data, arg);
  6407. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6408. "wmi peer assoc vdev %d addr %pM (%s)\n",
  6409. arg->vdev_id, arg->addr,
  6410. arg->peer_reassoc ? "reassociate" : "new");
  6411. return skb;
  6412. }
  6413. static struct sk_buff *
  6414. ath10k_wmi_10_2_op_gen_peer_assoc(struct ath10k *ar,
  6415. const struct wmi_peer_assoc_complete_arg *arg)
  6416. {
  6417. size_t len = sizeof(struct wmi_10_2_peer_assoc_complete_cmd);
  6418. struct sk_buff *skb;
  6419. int ret;
  6420. ret = ath10k_wmi_peer_assoc_check_arg(arg);
  6421. if (ret)
  6422. return ERR_PTR(ret);
  6423. skb = ath10k_wmi_alloc_skb(ar, len);
  6424. if (!skb)
  6425. return ERR_PTR(-ENOMEM);
  6426. ath10k_wmi_peer_assoc_fill_10_2(ar, skb->data, arg);
  6427. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6428. "wmi peer assoc vdev %d addr %pM (%s)\n",
  6429. arg->vdev_id, arg->addr,
  6430. arg->peer_reassoc ? "reassociate" : "new");
  6431. return skb;
  6432. }
  6433. static struct sk_buff *
  6434. ath10k_wmi_10_4_op_gen_peer_assoc(struct ath10k *ar,
  6435. const struct wmi_peer_assoc_complete_arg *arg)
  6436. {
  6437. size_t len = sizeof(struct wmi_10_4_peer_assoc_complete_cmd);
  6438. struct sk_buff *skb;
  6439. int ret;
  6440. ret = ath10k_wmi_peer_assoc_check_arg(arg);
  6441. if (ret)
  6442. return ERR_PTR(ret);
  6443. skb = ath10k_wmi_alloc_skb(ar, len);
  6444. if (!skb)
  6445. return ERR_PTR(-ENOMEM);
  6446. ath10k_wmi_peer_assoc_fill_10_4(ar, skb->data, arg);
  6447. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6448. "wmi peer assoc vdev %d addr %pM (%s)\n",
  6449. arg->vdev_id, arg->addr,
  6450. arg->peer_reassoc ? "reassociate" : "new");
  6451. return skb;
  6452. }
  6453. static struct sk_buff *
  6454. ath10k_wmi_10_2_op_gen_pdev_get_temperature(struct ath10k *ar)
  6455. {
  6456. struct sk_buff *skb;
  6457. skb = ath10k_wmi_alloc_skb(ar, 0);
  6458. if (!skb)
  6459. return ERR_PTR(-ENOMEM);
  6460. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi pdev get temperature\n");
  6461. return skb;
  6462. }
  6463. static struct sk_buff *
  6464. ath10k_wmi_10_2_op_gen_pdev_bss_chan_info(struct ath10k *ar,
  6465. enum wmi_bss_survey_req_type type)
  6466. {
  6467. struct wmi_pdev_chan_info_req_cmd *cmd;
  6468. struct sk_buff *skb;
  6469. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6470. if (!skb)
  6471. return ERR_PTR(-ENOMEM);
  6472. cmd = (struct wmi_pdev_chan_info_req_cmd *)skb->data;
  6473. cmd->type = __cpu_to_le32(type);
  6474. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6475. "wmi pdev bss info request type %d\n", type);
  6476. return skb;
  6477. }
  6478. /* This function assumes the beacon is already DMA mapped */
  6479. static struct sk_buff *
  6480. ath10k_wmi_op_gen_beacon_dma(struct ath10k *ar, u32 vdev_id, const void *bcn,
  6481. size_t bcn_len, u32 bcn_paddr, bool dtim_zero,
  6482. bool deliver_cab)
  6483. {
  6484. struct wmi_bcn_tx_ref_cmd *cmd;
  6485. struct sk_buff *skb;
  6486. struct ieee80211_hdr *hdr;
  6487. u16 fc;
  6488. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6489. if (!skb)
  6490. return ERR_PTR(-ENOMEM);
  6491. hdr = (struct ieee80211_hdr *)bcn;
  6492. fc = le16_to_cpu(hdr->frame_control);
  6493. cmd = (struct wmi_bcn_tx_ref_cmd *)skb->data;
  6494. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6495. cmd->data_len = __cpu_to_le32(bcn_len);
  6496. cmd->data_ptr = __cpu_to_le32(bcn_paddr);
  6497. cmd->msdu_id = 0;
  6498. cmd->frame_control = __cpu_to_le32(fc);
  6499. cmd->flags = 0;
  6500. cmd->antenna_mask = __cpu_to_le32(WMI_BCN_TX_REF_DEF_ANTENNA);
  6501. if (dtim_zero)
  6502. cmd->flags |= __cpu_to_le32(WMI_BCN_TX_REF_FLAG_DTIM_ZERO);
  6503. if (deliver_cab)
  6504. cmd->flags |= __cpu_to_le32(WMI_BCN_TX_REF_FLAG_DELIVER_CAB);
  6505. return skb;
  6506. }
  6507. void ath10k_wmi_set_wmm_param(struct wmi_wmm_params *params,
  6508. const struct wmi_wmm_params_arg *arg)
  6509. {
  6510. params->cwmin = __cpu_to_le32(arg->cwmin);
  6511. params->cwmax = __cpu_to_le32(arg->cwmax);
  6512. params->aifs = __cpu_to_le32(arg->aifs);
  6513. params->txop = __cpu_to_le32(arg->txop);
  6514. params->acm = __cpu_to_le32(arg->acm);
  6515. params->no_ack = __cpu_to_le32(arg->no_ack);
  6516. }
  6517. static struct sk_buff *
  6518. ath10k_wmi_op_gen_pdev_set_wmm(struct ath10k *ar,
  6519. const struct wmi_wmm_params_all_arg *arg)
  6520. {
  6521. struct wmi_pdev_set_wmm_params *cmd;
  6522. struct sk_buff *skb;
  6523. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6524. if (!skb)
  6525. return ERR_PTR(-ENOMEM);
  6526. cmd = (struct wmi_pdev_set_wmm_params *)skb->data;
  6527. ath10k_wmi_set_wmm_param(&cmd->ac_be, &arg->ac_be);
  6528. ath10k_wmi_set_wmm_param(&cmd->ac_bk, &arg->ac_bk);
  6529. ath10k_wmi_set_wmm_param(&cmd->ac_vi, &arg->ac_vi);
  6530. ath10k_wmi_set_wmm_param(&cmd->ac_vo, &arg->ac_vo);
  6531. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi pdev set wmm params\n");
  6532. return skb;
  6533. }
  6534. static struct sk_buff *
  6535. ath10k_wmi_op_gen_request_stats(struct ath10k *ar, u32 stats_mask)
  6536. {
  6537. struct wmi_request_stats_cmd *cmd;
  6538. struct sk_buff *skb;
  6539. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6540. if (!skb)
  6541. return ERR_PTR(-ENOMEM);
  6542. cmd = (struct wmi_request_stats_cmd *)skb->data;
  6543. cmd->stats_id = __cpu_to_le32(stats_mask);
  6544. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi request stats 0x%08x\n",
  6545. stats_mask);
  6546. return skb;
  6547. }
  6548. static struct sk_buff *
  6549. ath10k_wmi_op_gen_force_fw_hang(struct ath10k *ar,
  6550. enum wmi_force_fw_hang_type type, u32 delay_ms)
  6551. {
  6552. struct wmi_force_fw_hang_cmd *cmd;
  6553. struct sk_buff *skb;
  6554. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6555. if (!skb)
  6556. return ERR_PTR(-ENOMEM);
  6557. cmd = (struct wmi_force_fw_hang_cmd *)skb->data;
  6558. cmd->type = __cpu_to_le32(type);
  6559. cmd->delay_ms = __cpu_to_le32(delay_ms);
  6560. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi force fw hang %d delay %d\n",
  6561. type, delay_ms);
  6562. return skb;
  6563. }
  6564. static struct sk_buff *
  6565. ath10k_wmi_op_gen_dbglog_cfg(struct ath10k *ar, u64 module_enable,
  6566. u32 log_level)
  6567. {
  6568. struct wmi_dbglog_cfg_cmd *cmd;
  6569. struct sk_buff *skb;
  6570. u32 cfg;
  6571. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6572. if (!skb)
  6573. return ERR_PTR(-ENOMEM);
  6574. cmd = (struct wmi_dbglog_cfg_cmd *)skb->data;
  6575. if (module_enable) {
  6576. cfg = SM(log_level,
  6577. ATH10K_DBGLOG_CFG_LOG_LVL);
  6578. } else {
  6579. /* set back defaults, all modules with WARN level */
  6580. cfg = SM(ATH10K_DBGLOG_LEVEL_WARN,
  6581. ATH10K_DBGLOG_CFG_LOG_LVL);
  6582. module_enable = ~0;
  6583. }
  6584. cmd->module_enable = __cpu_to_le32(module_enable);
  6585. cmd->module_valid = __cpu_to_le32(~0);
  6586. cmd->config_enable = __cpu_to_le32(cfg);
  6587. cmd->config_valid = __cpu_to_le32(ATH10K_DBGLOG_CFG_LOG_LVL_MASK);
  6588. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6589. "wmi dbglog cfg modules %08x %08x config %08x %08x\n",
  6590. __le32_to_cpu(cmd->module_enable),
  6591. __le32_to_cpu(cmd->module_valid),
  6592. __le32_to_cpu(cmd->config_enable),
  6593. __le32_to_cpu(cmd->config_valid));
  6594. return skb;
  6595. }
  6596. static struct sk_buff *
  6597. ath10k_wmi_10_4_op_gen_dbglog_cfg(struct ath10k *ar, u64 module_enable,
  6598. u32 log_level)
  6599. {
  6600. struct wmi_10_4_dbglog_cfg_cmd *cmd;
  6601. struct sk_buff *skb;
  6602. u32 cfg;
  6603. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6604. if (!skb)
  6605. return ERR_PTR(-ENOMEM);
  6606. cmd = (struct wmi_10_4_dbglog_cfg_cmd *)skb->data;
  6607. if (module_enable) {
  6608. cfg = SM(log_level,
  6609. ATH10K_DBGLOG_CFG_LOG_LVL);
  6610. } else {
  6611. /* set back defaults, all modules with WARN level */
  6612. cfg = SM(ATH10K_DBGLOG_LEVEL_WARN,
  6613. ATH10K_DBGLOG_CFG_LOG_LVL);
  6614. module_enable = ~0;
  6615. }
  6616. cmd->module_enable = __cpu_to_le64(module_enable);
  6617. cmd->module_valid = __cpu_to_le64(~0);
  6618. cmd->config_enable = __cpu_to_le32(cfg);
  6619. cmd->config_valid = __cpu_to_le32(ATH10K_DBGLOG_CFG_LOG_LVL_MASK);
  6620. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6621. "wmi dbglog cfg modules 0x%016llx 0x%016llx config %08x %08x\n",
  6622. __le64_to_cpu(cmd->module_enable),
  6623. __le64_to_cpu(cmd->module_valid),
  6624. __le32_to_cpu(cmd->config_enable),
  6625. __le32_to_cpu(cmd->config_valid));
  6626. return skb;
  6627. }
  6628. static struct sk_buff *
  6629. ath10k_wmi_op_gen_pktlog_enable(struct ath10k *ar, u32 ev_bitmap)
  6630. {
  6631. struct wmi_pdev_pktlog_enable_cmd *cmd;
  6632. struct sk_buff *skb;
  6633. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6634. if (!skb)
  6635. return ERR_PTR(-ENOMEM);
  6636. ev_bitmap &= ATH10K_PKTLOG_ANY;
  6637. cmd = (struct wmi_pdev_pktlog_enable_cmd *)skb->data;
  6638. cmd->ev_bitmap = __cpu_to_le32(ev_bitmap);
  6639. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi enable pktlog filter 0x%08x\n",
  6640. ev_bitmap);
  6641. return skb;
  6642. }
  6643. static struct sk_buff *
  6644. ath10k_wmi_op_gen_pktlog_disable(struct ath10k *ar)
  6645. {
  6646. struct sk_buff *skb;
  6647. skb = ath10k_wmi_alloc_skb(ar, 0);
  6648. if (!skb)
  6649. return ERR_PTR(-ENOMEM);
  6650. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi disable pktlog\n");
  6651. return skb;
  6652. }
  6653. static struct sk_buff *
  6654. ath10k_wmi_op_gen_pdev_set_quiet_mode(struct ath10k *ar, u32 period,
  6655. u32 duration, u32 next_offset,
  6656. u32 enabled)
  6657. {
  6658. struct wmi_pdev_set_quiet_cmd *cmd;
  6659. struct sk_buff *skb;
  6660. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6661. if (!skb)
  6662. return ERR_PTR(-ENOMEM);
  6663. cmd = (struct wmi_pdev_set_quiet_cmd *)skb->data;
  6664. cmd->period = __cpu_to_le32(period);
  6665. cmd->duration = __cpu_to_le32(duration);
  6666. cmd->next_start = __cpu_to_le32(next_offset);
  6667. cmd->enabled = __cpu_to_le32(enabled);
  6668. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6669. "wmi quiet param: period %u duration %u enabled %d\n",
  6670. period, duration, enabled);
  6671. return skb;
  6672. }
  6673. static struct sk_buff *
  6674. ath10k_wmi_op_gen_addba_clear_resp(struct ath10k *ar, u32 vdev_id,
  6675. const u8 *mac)
  6676. {
  6677. struct wmi_addba_clear_resp_cmd *cmd;
  6678. struct sk_buff *skb;
  6679. if (!mac)
  6680. return ERR_PTR(-EINVAL);
  6681. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6682. if (!skb)
  6683. return ERR_PTR(-ENOMEM);
  6684. cmd = (struct wmi_addba_clear_resp_cmd *)skb->data;
  6685. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6686. ether_addr_copy(cmd->peer_macaddr.addr, mac);
  6687. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6688. "wmi addba clear resp vdev_id 0x%X mac_addr %pM\n",
  6689. vdev_id, mac);
  6690. return skb;
  6691. }
  6692. static struct sk_buff *
  6693. ath10k_wmi_op_gen_addba_send(struct ath10k *ar, u32 vdev_id, const u8 *mac,
  6694. u32 tid, u32 buf_size)
  6695. {
  6696. struct wmi_addba_send_cmd *cmd;
  6697. struct sk_buff *skb;
  6698. if (!mac)
  6699. return ERR_PTR(-EINVAL);
  6700. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6701. if (!skb)
  6702. return ERR_PTR(-ENOMEM);
  6703. cmd = (struct wmi_addba_send_cmd *)skb->data;
  6704. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6705. ether_addr_copy(cmd->peer_macaddr.addr, mac);
  6706. cmd->tid = __cpu_to_le32(tid);
  6707. cmd->buffersize = __cpu_to_le32(buf_size);
  6708. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6709. "wmi addba send vdev_id 0x%X mac_addr %pM tid %u bufsize %u\n",
  6710. vdev_id, mac, tid, buf_size);
  6711. return skb;
  6712. }
  6713. static struct sk_buff *
  6714. ath10k_wmi_op_gen_addba_set_resp(struct ath10k *ar, u32 vdev_id, const u8 *mac,
  6715. u32 tid, u32 status)
  6716. {
  6717. struct wmi_addba_setresponse_cmd *cmd;
  6718. struct sk_buff *skb;
  6719. if (!mac)
  6720. return ERR_PTR(-EINVAL);
  6721. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6722. if (!skb)
  6723. return ERR_PTR(-ENOMEM);
  6724. cmd = (struct wmi_addba_setresponse_cmd *)skb->data;
  6725. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6726. ether_addr_copy(cmd->peer_macaddr.addr, mac);
  6727. cmd->tid = __cpu_to_le32(tid);
  6728. cmd->statuscode = __cpu_to_le32(status);
  6729. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6730. "wmi addba set resp vdev_id 0x%X mac_addr %pM tid %u status %u\n",
  6731. vdev_id, mac, tid, status);
  6732. return skb;
  6733. }
  6734. static struct sk_buff *
  6735. ath10k_wmi_op_gen_delba_send(struct ath10k *ar, u32 vdev_id, const u8 *mac,
  6736. u32 tid, u32 initiator, u32 reason)
  6737. {
  6738. struct wmi_delba_send_cmd *cmd;
  6739. struct sk_buff *skb;
  6740. if (!mac)
  6741. return ERR_PTR(-EINVAL);
  6742. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6743. if (!skb)
  6744. return ERR_PTR(-ENOMEM);
  6745. cmd = (struct wmi_delba_send_cmd *)skb->data;
  6746. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6747. ether_addr_copy(cmd->peer_macaddr.addr, mac);
  6748. cmd->tid = __cpu_to_le32(tid);
  6749. cmd->initiator = __cpu_to_le32(initiator);
  6750. cmd->reasoncode = __cpu_to_le32(reason);
  6751. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6752. "wmi delba send vdev_id 0x%X mac_addr %pM tid %u initiator %u reason %u\n",
  6753. vdev_id, mac, tid, initiator, reason);
  6754. return skb;
  6755. }
  6756. static struct sk_buff *
  6757. ath10k_wmi_10_2_4_op_gen_pdev_get_tpc_config(struct ath10k *ar, u32 param)
  6758. {
  6759. struct wmi_pdev_get_tpc_config_cmd *cmd;
  6760. struct sk_buff *skb;
  6761. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6762. if (!skb)
  6763. return ERR_PTR(-ENOMEM);
  6764. cmd = (struct wmi_pdev_get_tpc_config_cmd *)skb->data;
  6765. cmd->param = __cpu_to_le32(param);
  6766. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6767. "wmi pdev get tpc config param %d\n", param);
  6768. return skb;
  6769. }
  6770. size_t ath10k_wmi_fw_stats_num_peers(struct list_head *head)
  6771. {
  6772. struct ath10k_fw_stats_peer *i;
  6773. size_t num = 0;
  6774. list_for_each_entry(i, head, list)
  6775. ++num;
  6776. return num;
  6777. }
  6778. size_t ath10k_wmi_fw_stats_num_vdevs(struct list_head *head)
  6779. {
  6780. struct ath10k_fw_stats_vdev *i;
  6781. size_t num = 0;
  6782. list_for_each_entry(i, head, list)
  6783. ++num;
  6784. return num;
  6785. }
  6786. static void
  6787. ath10k_wmi_fw_pdev_base_stats_fill(const struct ath10k_fw_stats_pdev *pdev,
  6788. char *buf, u32 *length)
  6789. {
  6790. u32 len = *length;
  6791. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6792. len += scnprintf(buf + len, buf_len - len, "\n");
  6793. len += scnprintf(buf + len, buf_len - len, "%30s\n",
  6794. "ath10k PDEV stats");
  6795. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6796. "=================");
  6797. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6798. "Channel noise floor", pdev->ch_noise_floor);
  6799. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6800. "Channel TX power", pdev->chan_tx_power);
  6801. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6802. "TX frame count", pdev->tx_frame_count);
  6803. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6804. "RX frame count", pdev->rx_frame_count);
  6805. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6806. "RX clear count", pdev->rx_clear_count);
  6807. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6808. "Cycle count", pdev->cycle_count);
  6809. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6810. "PHY error count", pdev->phy_err_count);
  6811. *length = len;
  6812. }
  6813. static void
  6814. ath10k_wmi_fw_pdev_extra_stats_fill(const struct ath10k_fw_stats_pdev *pdev,
  6815. char *buf, u32 *length)
  6816. {
  6817. u32 len = *length;
  6818. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6819. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6820. "RTS bad count", pdev->rts_bad);
  6821. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6822. "RTS good count", pdev->rts_good);
  6823. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6824. "FCS bad count", pdev->fcs_bad);
  6825. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6826. "No beacon count", pdev->no_beacons);
  6827. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6828. "MIB int count", pdev->mib_int_count);
  6829. len += scnprintf(buf + len, buf_len - len, "\n");
  6830. *length = len;
  6831. }
  6832. static void
  6833. ath10k_wmi_fw_pdev_tx_stats_fill(const struct ath10k_fw_stats_pdev *pdev,
  6834. char *buf, u32 *length)
  6835. {
  6836. u32 len = *length;
  6837. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6838. len += scnprintf(buf + len, buf_len - len, "\n%30s\n",
  6839. "ath10k PDEV TX stats");
  6840. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6841. "=================");
  6842. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6843. "HTT cookies queued", pdev->comp_queued);
  6844. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6845. "HTT cookies disp.", pdev->comp_delivered);
  6846. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6847. "MSDU queued", pdev->msdu_enqued);
  6848. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6849. "MPDU queued", pdev->mpdu_enqued);
  6850. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6851. "MSDUs dropped", pdev->wmm_drop);
  6852. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6853. "Local enqued", pdev->local_enqued);
  6854. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6855. "Local freed", pdev->local_freed);
  6856. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6857. "HW queued", pdev->hw_queued);
  6858. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6859. "PPDUs reaped", pdev->hw_reaped);
  6860. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6861. "Num underruns", pdev->underrun);
  6862. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6863. "PPDUs cleaned", pdev->tx_abort);
  6864. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6865. "MPDUs requed", pdev->mpdus_requed);
  6866. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6867. "Excessive retries", pdev->tx_ko);
  6868. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6869. "HW rate", pdev->data_rc);
  6870. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6871. "Sched self triggers", pdev->self_triggers);
  6872. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6873. "Dropped due to SW retries",
  6874. pdev->sw_retry_failure);
  6875. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6876. "Illegal rate phy errors",
  6877. pdev->illgl_rate_phy_err);
  6878. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6879. "Pdev continuous xretry", pdev->pdev_cont_xretry);
  6880. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6881. "TX timeout", pdev->pdev_tx_timeout);
  6882. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6883. "PDEV resets", pdev->pdev_resets);
  6884. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6885. "PHY underrun", pdev->phy_underrun);
  6886. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6887. "MPDU is more than txop limit", pdev->txop_ovf);
  6888. *length = len;
  6889. }
  6890. static void
  6891. ath10k_wmi_fw_pdev_rx_stats_fill(const struct ath10k_fw_stats_pdev *pdev,
  6892. char *buf, u32 *length)
  6893. {
  6894. u32 len = *length;
  6895. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6896. len += scnprintf(buf + len, buf_len - len, "\n%30s\n",
  6897. "ath10k PDEV RX stats");
  6898. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6899. "=================");
  6900. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6901. "Mid PPDU route change",
  6902. pdev->mid_ppdu_route_change);
  6903. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6904. "Tot. number of statuses", pdev->status_rcvd);
  6905. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6906. "Extra frags on rings 0", pdev->r0_frags);
  6907. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6908. "Extra frags on rings 1", pdev->r1_frags);
  6909. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6910. "Extra frags on rings 2", pdev->r2_frags);
  6911. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6912. "Extra frags on rings 3", pdev->r3_frags);
  6913. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6914. "MSDUs delivered to HTT", pdev->htt_msdus);
  6915. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6916. "MPDUs delivered to HTT", pdev->htt_mpdus);
  6917. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6918. "MSDUs delivered to stack", pdev->loc_msdus);
  6919. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6920. "MPDUs delivered to stack", pdev->loc_mpdus);
  6921. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6922. "Oversized AMSUs", pdev->oversize_amsdu);
  6923. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6924. "PHY errors", pdev->phy_errs);
  6925. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6926. "PHY errors drops", pdev->phy_err_drop);
  6927. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6928. "MPDU errors (FCS, MIC, ENC)", pdev->mpdu_errs);
  6929. *length = len;
  6930. }
  6931. static void
  6932. ath10k_wmi_fw_vdev_stats_fill(const struct ath10k_fw_stats_vdev *vdev,
  6933. char *buf, u32 *length)
  6934. {
  6935. u32 len = *length;
  6936. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6937. int i;
  6938. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6939. "vdev id", vdev->vdev_id);
  6940. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6941. "beacon snr", vdev->beacon_snr);
  6942. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6943. "data snr", vdev->data_snr);
  6944. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6945. "num rx frames", vdev->num_rx_frames);
  6946. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6947. "num rts fail", vdev->num_rts_fail);
  6948. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6949. "num rts success", vdev->num_rts_success);
  6950. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6951. "num rx err", vdev->num_rx_err);
  6952. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6953. "num rx discard", vdev->num_rx_discard);
  6954. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6955. "num tx not acked", vdev->num_tx_not_acked);
  6956. for (i = 0 ; i < ARRAY_SIZE(vdev->num_tx_frames); i++)
  6957. len += scnprintf(buf + len, buf_len - len,
  6958. "%25s [%02d] %u\n",
  6959. "num tx frames", i,
  6960. vdev->num_tx_frames[i]);
  6961. for (i = 0 ; i < ARRAY_SIZE(vdev->num_tx_frames_retries); i++)
  6962. len += scnprintf(buf + len, buf_len - len,
  6963. "%25s [%02d] %u\n",
  6964. "num tx frames retries", i,
  6965. vdev->num_tx_frames_retries[i]);
  6966. for (i = 0 ; i < ARRAY_SIZE(vdev->num_tx_frames_failures); i++)
  6967. len += scnprintf(buf + len, buf_len - len,
  6968. "%25s [%02d] %u\n",
  6969. "num tx frames failures", i,
  6970. vdev->num_tx_frames_failures[i]);
  6971. for (i = 0 ; i < ARRAY_SIZE(vdev->tx_rate_history); i++)
  6972. len += scnprintf(buf + len, buf_len - len,
  6973. "%25s [%02d] 0x%08x\n",
  6974. "tx rate history", i,
  6975. vdev->tx_rate_history[i]);
  6976. for (i = 0 ; i < ARRAY_SIZE(vdev->beacon_rssi_history); i++)
  6977. len += scnprintf(buf + len, buf_len - len,
  6978. "%25s [%02d] %u\n",
  6979. "beacon rssi history", i,
  6980. vdev->beacon_rssi_history[i]);
  6981. len += scnprintf(buf + len, buf_len - len, "\n");
  6982. *length = len;
  6983. }
  6984. static void
  6985. ath10k_wmi_fw_peer_stats_fill(const struct ath10k_fw_stats_peer *peer,
  6986. char *buf, u32 *length)
  6987. {
  6988. u32 len = *length;
  6989. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6990. len += scnprintf(buf + len, buf_len - len, "%30s %pM\n",
  6991. "Peer MAC address", peer->peer_macaddr);
  6992. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6993. "Peer RSSI", peer->peer_rssi);
  6994. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6995. "Peer TX rate", peer->peer_tx_rate);
  6996. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6997. "Peer RX rate", peer->peer_rx_rate);
  6998. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6999. "Peer RX duration", peer->rx_duration);
  7000. len += scnprintf(buf + len, buf_len - len, "\n");
  7001. *length = len;
  7002. }
  7003. void ath10k_wmi_main_op_fw_stats_fill(struct ath10k *ar,
  7004. struct ath10k_fw_stats *fw_stats,
  7005. char *buf)
  7006. {
  7007. u32 len = 0;
  7008. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  7009. const struct ath10k_fw_stats_pdev *pdev;
  7010. const struct ath10k_fw_stats_vdev *vdev;
  7011. const struct ath10k_fw_stats_peer *peer;
  7012. size_t num_peers;
  7013. size_t num_vdevs;
  7014. spin_lock_bh(&ar->data_lock);
  7015. pdev = list_first_entry_or_null(&fw_stats->pdevs,
  7016. struct ath10k_fw_stats_pdev, list);
  7017. if (!pdev) {
  7018. ath10k_warn(ar, "failed to get pdev stats\n");
  7019. goto unlock;
  7020. }
  7021. num_peers = ath10k_wmi_fw_stats_num_peers(&fw_stats->peers);
  7022. num_vdevs = ath10k_wmi_fw_stats_num_vdevs(&fw_stats->vdevs);
  7023. ath10k_wmi_fw_pdev_base_stats_fill(pdev, buf, &len);
  7024. ath10k_wmi_fw_pdev_tx_stats_fill(pdev, buf, &len);
  7025. ath10k_wmi_fw_pdev_rx_stats_fill(pdev, buf, &len);
  7026. len += scnprintf(buf + len, buf_len - len, "\n");
  7027. len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
  7028. "ath10k VDEV stats", num_vdevs);
  7029. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  7030. "=================");
  7031. list_for_each_entry(vdev, &fw_stats->vdevs, list) {
  7032. ath10k_wmi_fw_vdev_stats_fill(vdev, buf, &len);
  7033. }
  7034. len += scnprintf(buf + len, buf_len - len, "\n");
  7035. len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
  7036. "ath10k PEER stats", num_peers);
  7037. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  7038. "=================");
  7039. list_for_each_entry(peer, &fw_stats->peers, list) {
  7040. ath10k_wmi_fw_peer_stats_fill(peer, buf, &len);
  7041. }
  7042. unlock:
  7043. spin_unlock_bh(&ar->data_lock);
  7044. if (len >= buf_len)
  7045. buf[len - 1] = 0;
  7046. else
  7047. buf[len] = 0;
  7048. }
  7049. void ath10k_wmi_10x_op_fw_stats_fill(struct ath10k *ar,
  7050. struct ath10k_fw_stats *fw_stats,
  7051. char *buf)
  7052. {
  7053. unsigned int len = 0;
  7054. unsigned int buf_len = ATH10K_FW_STATS_BUF_SIZE;
  7055. const struct ath10k_fw_stats_pdev *pdev;
  7056. const struct ath10k_fw_stats_vdev *vdev;
  7057. const struct ath10k_fw_stats_peer *peer;
  7058. size_t num_peers;
  7059. size_t num_vdevs;
  7060. spin_lock_bh(&ar->data_lock);
  7061. pdev = list_first_entry_or_null(&fw_stats->pdevs,
  7062. struct ath10k_fw_stats_pdev, list);
  7063. if (!pdev) {
  7064. ath10k_warn(ar, "failed to get pdev stats\n");
  7065. goto unlock;
  7066. }
  7067. num_peers = ath10k_wmi_fw_stats_num_peers(&fw_stats->peers);
  7068. num_vdevs = ath10k_wmi_fw_stats_num_vdevs(&fw_stats->vdevs);
  7069. ath10k_wmi_fw_pdev_base_stats_fill(pdev, buf, &len);
  7070. ath10k_wmi_fw_pdev_extra_stats_fill(pdev, buf, &len);
  7071. ath10k_wmi_fw_pdev_tx_stats_fill(pdev, buf, &len);
  7072. ath10k_wmi_fw_pdev_rx_stats_fill(pdev, buf, &len);
  7073. len += scnprintf(buf + len, buf_len - len, "\n");
  7074. len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
  7075. "ath10k VDEV stats", num_vdevs);
  7076. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  7077. "=================");
  7078. list_for_each_entry(vdev, &fw_stats->vdevs, list) {
  7079. ath10k_wmi_fw_vdev_stats_fill(vdev, buf, &len);
  7080. }
  7081. len += scnprintf(buf + len, buf_len - len, "\n");
  7082. len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
  7083. "ath10k PEER stats", num_peers);
  7084. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  7085. "=================");
  7086. list_for_each_entry(peer, &fw_stats->peers, list) {
  7087. ath10k_wmi_fw_peer_stats_fill(peer, buf, &len);
  7088. }
  7089. unlock:
  7090. spin_unlock_bh(&ar->data_lock);
  7091. if (len >= buf_len)
  7092. buf[len - 1] = 0;
  7093. else
  7094. buf[len] = 0;
  7095. }
  7096. static struct sk_buff *
  7097. ath10k_wmi_op_gen_pdev_enable_adaptive_cca(struct ath10k *ar, u8 enable,
  7098. u32 detect_level, u32 detect_margin)
  7099. {
  7100. struct wmi_pdev_set_adaptive_cca_params *cmd;
  7101. struct sk_buff *skb;
  7102. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  7103. if (!skb)
  7104. return ERR_PTR(-ENOMEM);
  7105. cmd = (struct wmi_pdev_set_adaptive_cca_params *)skb->data;
  7106. cmd->enable = __cpu_to_le32(enable);
  7107. cmd->cca_detect_level = __cpu_to_le32(detect_level);
  7108. cmd->cca_detect_margin = __cpu_to_le32(detect_margin);
  7109. ath10k_dbg(ar, ATH10K_DBG_WMI,
  7110. "wmi pdev set adaptive cca params enable:%d detection level:%d detection margin:%d\n",
  7111. enable, detect_level, detect_margin);
  7112. return skb;
  7113. }
  7114. static void
  7115. ath10k_wmi_fw_vdev_stats_extd_fill(const struct ath10k_fw_stats_vdev_extd *vdev,
  7116. char *buf, u32 *length)
  7117. {
  7118. u32 len = *length;
  7119. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  7120. u32 val;
  7121. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  7122. "vdev id", vdev->vdev_id);
  7123. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  7124. "ppdu aggr count", vdev->ppdu_aggr_cnt);
  7125. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  7126. "ppdu noack", vdev->ppdu_noack);
  7127. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  7128. "mpdu queued", vdev->mpdu_queued);
  7129. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  7130. "ppdu nonaggr count", vdev->ppdu_nonaggr_cnt);
  7131. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  7132. "mpdu sw requeued", vdev->mpdu_sw_requeued);
  7133. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  7134. "mpdu success retry", vdev->mpdu_suc_retry);
  7135. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  7136. "mpdu success multitry", vdev->mpdu_suc_multitry);
  7137. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  7138. "mpdu fail retry", vdev->mpdu_fail_retry);
  7139. val = vdev->tx_ftm_suc;
  7140. if (val & WMI_VDEV_STATS_FTM_COUNT_VALID)
  7141. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  7142. "tx ftm success",
  7143. MS(val, WMI_VDEV_STATS_FTM_COUNT));
  7144. val = vdev->tx_ftm_suc_retry;
  7145. if (val & WMI_VDEV_STATS_FTM_COUNT_VALID)
  7146. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  7147. "tx ftm success retry",
  7148. MS(val, WMI_VDEV_STATS_FTM_COUNT));
  7149. val = vdev->tx_ftm_fail;
  7150. if (val & WMI_VDEV_STATS_FTM_COUNT_VALID)
  7151. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  7152. "tx ftm fail",
  7153. MS(val, WMI_VDEV_STATS_FTM_COUNT));
  7154. val = vdev->rx_ftmr_cnt;
  7155. if (val & WMI_VDEV_STATS_FTM_COUNT_VALID)
  7156. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  7157. "rx ftm request count",
  7158. MS(val, WMI_VDEV_STATS_FTM_COUNT));
  7159. val = vdev->rx_ftmr_dup_cnt;
  7160. if (val & WMI_VDEV_STATS_FTM_COUNT_VALID)
  7161. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  7162. "rx ftm request dup count",
  7163. MS(val, WMI_VDEV_STATS_FTM_COUNT));
  7164. val = vdev->rx_iftmr_cnt;
  7165. if (val & WMI_VDEV_STATS_FTM_COUNT_VALID)
  7166. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  7167. "rx initial ftm req count",
  7168. MS(val, WMI_VDEV_STATS_FTM_COUNT));
  7169. val = vdev->rx_iftmr_dup_cnt;
  7170. if (val & WMI_VDEV_STATS_FTM_COUNT_VALID)
  7171. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  7172. "rx initial ftm req dup cnt",
  7173. MS(val, WMI_VDEV_STATS_FTM_COUNT));
  7174. len += scnprintf(buf + len, buf_len - len, "\n");
  7175. *length = len;
  7176. }
  7177. void ath10k_wmi_10_4_op_fw_stats_fill(struct ath10k *ar,
  7178. struct ath10k_fw_stats *fw_stats,
  7179. char *buf)
  7180. {
  7181. u32 len = 0;
  7182. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  7183. const struct ath10k_fw_stats_pdev *pdev;
  7184. const struct ath10k_fw_stats_vdev_extd *vdev;
  7185. const struct ath10k_fw_stats_peer *peer;
  7186. size_t num_peers;
  7187. size_t num_vdevs;
  7188. spin_lock_bh(&ar->data_lock);
  7189. pdev = list_first_entry_or_null(&fw_stats->pdevs,
  7190. struct ath10k_fw_stats_pdev, list);
  7191. if (!pdev) {
  7192. ath10k_warn(ar, "failed to get pdev stats\n");
  7193. goto unlock;
  7194. }
  7195. num_peers = ath10k_wmi_fw_stats_num_peers(&fw_stats->peers);
  7196. num_vdevs = ath10k_wmi_fw_stats_num_vdevs(&fw_stats->vdevs);
  7197. ath10k_wmi_fw_pdev_base_stats_fill(pdev, buf, &len);
  7198. ath10k_wmi_fw_pdev_extra_stats_fill(pdev, buf, &len);
  7199. ath10k_wmi_fw_pdev_tx_stats_fill(pdev, buf, &len);
  7200. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  7201. "HW paused", pdev->hw_paused);
  7202. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  7203. "Seqs posted", pdev->seq_posted);
  7204. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  7205. "Seqs failed queueing", pdev->seq_failed_queueing);
  7206. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  7207. "Seqs completed", pdev->seq_completed);
  7208. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  7209. "Seqs restarted", pdev->seq_restarted);
  7210. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  7211. "MU Seqs posted", pdev->mu_seq_posted);
  7212. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  7213. "MPDUs SW flushed", pdev->mpdus_sw_flush);
  7214. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  7215. "MPDUs HW filtered", pdev->mpdus_hw_filter);
  7216. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  7217. "MPDUs truncated", pdev->mpdus_truncated);
  7218. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  7219. "MPDUs receive no ACK", pdev->mpdus_ack_failed);
  7220. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  7221. "MPDUs expired", pdev->mpdus_expired);
  7222. ath10k_wmi_fw_pdev_rx_stats_fill(pdev, buf, &len);
  7223. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  7224. "Num Rx Overflow errors", pdev->rx_ovfl_errs);
  7225. len += scnprintf(buf + len, buf_len - len, "\n");
  7226. len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
  7227. "ath10k VDEV stats", num_vdevs);
  7228. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  7229. "=================");
  7230. list_for_each_entry(vdev, &fw_stats->vdevs, list) {
  7231. ath10k_wmi_fw_vdev_stats_extd_fill(vdev, buf, &len);
  7232. }
  7233. len += scnprintf(buf + len, buf_len - len, "\n");
  7234. len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
  7235. "ath10k PEER stats", num_peers);
  7236. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  7237. "=================");
  7238. list_for_each_entry(peer, &fw_stats->peers, list) {
  7239. ath10k_wmi_fw_peer_stats_fill(peer, buf, &len);
  7240. }
  7241. unlock:
  7242. spin_unlock_bh(&ar->data_lock);
  7243. if (len >= buf_len)
  7244. buf[len - 1] = 0;
  7245. else
  7246. buf[len] = 0;
  7247. }
  7248. int ath10k_wmi_op_get_vdev_subtype(struct ath10k *ar,
  7249. enum wmi_vdev_subtype subtype)
  7250. {
  7251. switch (subtype) {
  7252. case WMI_VDEV_SUBTYPE_NONE:
  7253. return WMI_VDEV_SUBTYPE_LEGACY_NONE;
  7254. case WMI_VDEV_SUBTYPE_P2P_DEVICE:
  7255. return WMI_VDEV_SUBTYPE_LEGACY_P2P_DEV;
  7256. case WMI_VDEV_SUBTYPE_P2P_CLIENT:
  7257. return WMI_VDEV_SUBTYPE_LEGACY_P2P_CLI;
  7258. case WMI_VDEV_SUBTYPE_P2P_GO:
  7259. return WMI_VDEV_SUBTYPE_LEGACY_P2P_GO;
  7260. case WMI_VDEV_SUBTYPE_PROXY_STA:
  7261. return WMI_VDEV_SUBTYPE_LEGACY_PROXY_STA;
  7262. case WMI_VDEV_SUBTYPE_MESH_11S:
  7263. case WMI_VDEV_SUBTYPE_MESH_NON_11S:
  7264. return -ENOTSUPP;
  7265. }
  7266. return -ENOTSUPP;
  7267. }
  7268. static int ath10k_wmi_10_2_4_op_get_vdev_subtype(struct ath10k *ar,
  7269. enum wmi_vdev_subtype subtype)
  7270. {
  7271. switch (subtype) {
  7272. case WMI_VDEV_SUBTYPE_NONE:
  7273. return WMI_VDEV_SUBTYPE_10_2_4_NONE;
  7274. case WMI_VDEV_SUBTYPE_P2P_DEVICE:
  7275. return WMI_VDEV_SUBTYPE_10_2_4_P2P_DEV;
  7276. case WMI_VDEV_SUBTYPE_P2P_CLIENT:
  7277. return WMI_VDEV_SUBTYPE_10_2_4_P2P_CLI;
  7278. case WMI_VDEV_SUBTYPE_P2P_GO:
  7279. return WMI_VDEV_SUBTYPE_10_2_4_P2P_GO;
  7280. case WMI_VDEV_SUBTYPE_PROXY_STA:
  7281. return WMI_VDEV_SUBTYPE_10_2_4_PROXY_STA;
  7282. case WMI_VDEV_SUBTYPE_MESH_11S:
  7283. return WMI_VDEV_SUBTYPE_10_2_4_MESH_11S;
  7284. case WMI_VDEV_SUBTYPE_MESH_NON_11S:
  7285. return -ENOTSUPP;
  7286. }
  7287. return -ENOTSUPP;
  7288. }
  7289. static int ath10k_wmi_10_4_op_get_vdev_subtype(struct ath10k *ar,
  7290. enum wmi_vdev_subtype subtype)
  7291. {
  7292. switch (subtype) {
  7293. case WMI_VDEV_SUBTYPE_NONE:
  7294. return WMI_VDEV_SUBTYPE_10_4_NONE;
  7295. case WMI_VDEV_SUBTYPE_P2P_DEVICE:
  7296. return WMI_VDEV_SUBTYPE_10_4_P2P_DEV;
  7297. case WMI_VDEV_SUBTYPE_P2P_CLIENT:
  7298. return WMI_VDEV_SUBTYPE_10_4_P2P_CLI;
  7299. case WMI_VDEV_SUBTYPE_P2P_GO:
  7300. return WMI_VDEV_SUBTYPE_10_4_P2P_GO;
  7301. case WMI_VDEV_SUBTYPE_PROXY_STA:
  7302. return WMI_VDEV_SUBTYPE_10_4_PROXY_STA;
  7303. case WMI_VDEV_SUBTYPE_MESH_11S:
  7304. return WMI_VDEV_SUBTYPE_10_4_MESH_11S;
  7305. case WMI_VDEV_SUBTYPE_MESH_NON_11S:
  7306. return WMI_VDEV_SUBTYPE_10_4_MESH_NON_11S;
  7307. }
  7308. return -ENOTSUPP;
  7309. }
  7310. static struct sk_buff *
  7311. ath10k_wmi_10_4_ext_resource_config(struct ath10k *ar,
  7312. enum wmi_host_platform_type type,
  7313. u32 fw_feature_bitmap)
  7314. {
  7315. struct wmi_ext_resource_config_10_4_cmd *cmd;
  7316. struct sk_buff *skb;
  7317. u32 num_tdls_sleep_sta = 0;
  7318. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  7319. if (!skb)
  7320. return ERR_PTR(-ENOMEM);
  7321. if (test_bit(WMI_SERVICE_TDLS_UAPSD_SLEEP_STA, ar->wmi.svc_map))
  7322. num_tdls_sleep_sta = TARGET_10_4_NUM_TDLS_SLEEP_STA;
  7323. cmd = (struct wmi_ext_resource_config_10_4_cmd *)skb->data;
  7324. cmd->host_platform_config = __cpu_to_le32(type);
  7325. cmd->fw_feature_bitmap = __cpu_to_le32(fw_feature_bitmap);
  7326. cmd->wlan_gpio_priority = __cpu_to_le32(-1);
  7327. cmd->coex_version = __cpu_to_le32(WMI_NO_COEX_VERSION_SUPPORT);
  7328. cmd->coex_gpio_pin1 = __cpu_to_le32(-1);
  7329. cmd->coex_gpio_pin2 = __cpu_to_le32(-1);
  7330. cmd->coex_gpio_pin3 = __cpu_to_le32(-1);
  7331. cmd->num_tdls_vdevs = __cpu_to_le32(TARGET_10_4_NUM_TDLS_VDEVS);
  7332. cmd->num_tdls_conn_table_entries = __cpu_to_le32(20);
  7333. cmd->max_tdls_concurrent_sleep_sta = __cpu_to_le32(num_tdls_sleep_sta);
  7334. cmd->max_tdls_concurrent_buffer_sta =
  7335. __cpu_to_le32(TARGET_10_4_NUM_TDLS_BUFFER_STA);
  7336. ath10k_dbg(ar, ATH10K_DBG_WMI,
  7337. "wmi ext resource config host type %d firmware feature bitmap %08x\n",
  7338. type, fw_feature_bitmap);
  7339. return skb;
  7340. }
  7341. static struct sk_buff *
  7342. ath10k_wmi_10_4_gen_update_fw_tdls_state(struct ath10k *ar, u32 vdev_id,
  7343. enum wmi_tdls_state state)
  7344. {
  7345. struct wmi_10_4_tdls_set_state_cmd *cmd;
  7346. struct sk_buff *skb;
  7347. u32 options = 0;
  7348. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  7349. if (!skb)
  7350. return ERR_PTR(-ENOMEM);
  7351. if (test_bit(WMI_SERVICE_TDLS_EXPLICIT_MODE_ONLY, ar->wmi.svc_map) &&
  7352. state == WMI_TDLS_ENABLE_ACTIVE)
  7353. state = WMI_TDLS_ENABLE_PASSIVE;
  7354. if (test_bit(WMI_SERVICE_TDLS_UAPSD_BUFFER_STA, ar->wmi.svc_map))
  7355. options |= WMI_TDLS_BUFFER_STA_EN;
  7356. cmd = (struct wmi_10_4_tdls_set_state_cmd *)skb->data;
  7357. cmd->vdev_id = __cpu_to_le32(vdev_id);
  7358. cmd->state = __cpu_to_le32(state);
  7359. cmd->notification_interval_ms = __cpu_to_le32(5000);
  7360. cmd->tx_discovery_threshold = __cpu_to_le32(100);
  7361. cmd->tx_teardown_threshold = __cpu_to_le32(5);
  7362. cmd->rssi_teardown_threshold = __cpu_to_le32(-75);
  7363. cmd->rssi_delta = __cpu_to_le32(-20);
  7364. cmd->tdls_options = __cpu_to_le32(options);
  7365. cmd->tdls_peer_traffic_ind_window = __cpu_to_le32(2);
  7366. cmd->tdls_peer_traffic_response_timeout_ms = __cpu_to_le32(5000);
  7367. cmd->tdls_puapsd_mask = __cpu_to_le32(0xf);
  7368. cmd->tdls_puapsd_inactivity_time_ms = __cpu_to_le32(0);
  7369. cmd->tdls_puapsd_rx_frame_threshold = __cpu_to_le32(10);
  7370. cmd->teardown_notification_ms = __cpu_to_le32(10);
  7371. cmd->tdls_peer_kickout_threshold = __cpu_to_le32(96);
  7372. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi update fw tdls state %d for vdev %i\n",
  7373. state, vdev_id);
  7374. return skb;
  7375. }
  7376. static u32 ath10k_wmi_prepare_peer_qos(u8 uapsd_queues, u8 sp)
  7377. {
  7378. u32 peer_qos = 0;
  7379. if (uapsd_queues & IEEE80211_WMM_IE_STA_QOSINFO_AC_VO)
  7380. peer_qos |= WMI_TDLS_PEER_QOS_AC_VO;
  7381. if (uapsd_queues & IEEE80211_WMM_IE_STA_QOSINFO_AC_VI)
  7382. peer_qos |= WMI_TDLS_PEER_QOS_AC_VI;
  7383. if (uapsd_queues & IEEE80211_WMM_IE_STA_QOSINFO_AC_BK)
  7384. peer_qos |= WMI_TDLS_PEER_QOS_AC_BK;
  7385. if (uapsd_queues & IEEE80211_WMM_IE_STA_QOSINFO_AC_BE)
  7386. peer_qos |= WMI_TDLS_PEER_QOS_AC_BE;
  7387. peer_qos |= SM(sp, WMI_TDLS_PEER_SP);
  7388. return peer_qos;
  7389. }
  7390. static struct sk_buff *
  7391. ath10k_wmi_10_4_op_gen_pdev_get_tpc_table_cmdid(struct ath10k *ar, u32 param)
  7392. {
  7393. struct wmi_pdev_get_tpc_table_cmd *cmd;
  7394. struct sk_buff *skb;
  7395. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  7396. if (!skb)
  7397. return ERR_PTR(-ENOMEM);
  7398. cmd = (struct wmi_pdev_get_tpc_table_cmd *)skb->data;
  7399. cmd->param = __cpu_to_le32(param);
  7400. ath10k_dbg(ar, ATH10K_DBG_WMI,
  7401. "wmi pdev get tpc table param:%d\n", param);
  7402. return skb;
  7403. }
  7404. static struct sk_buff *
  7405. ath10k_wmi_10_4_gen_tdls_peer_update(struct ath10k *ar,
  7406. const struct wmi_tdls_peer_update_cmd_arg *arg,
  7407. const struct wmi_tdls_peer_capab_arg *cap,
  7408. const struct wmi_channel_arg *chan_arg)
  7409. {
  7410. struct wmi_10_4_tdls_peer_update_cmd *cmd;
  7411. struct wmi_tdls_peer_capabilities *peer_cap;
  7412. struct wmi_channel *chan;
  7413. struct sk_buff *skb;
  7414. u32 peer_qos;
  7415. int len, chan_len;
  7416. int i;
  7417. /* tdls peer update cmd has place holder for one channel*/
  7418. chan_len = cap->peer_chan_len ? (cap->peer_chan_len - 1) : 0;
  7419. len = sizeof(*cmd) + chan_len * sizeof(*chan);
  7420. skb = ath10k_wmi_alloc_skb(ar, len);
  7421. if (!skb)
  7422. return ERR_PTR(-ENOMEM);
  7423. memset(skb->data, 0, sizeof(*cmd));
  7424. cmd = (struct wmi_10_4_tdls_peer_update_cmd *)skb->data;
  7425. cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
  7426. ether_addr_copy(cmd->peer_macaddr.addr, arg->addr);
  7427. cmd->peer_state = __cpu_to_le32(arg->peer_state);
  7428. peer_qos = ath10k_wmi_prepare_peer_qos(cap->peer_uapsd_queues,
  7429. cap->peer_max_sp);
  7430. peer_cap = &cmd->peer_capab;
  7431. peer_cap->peer_qos = __cpu_to_le32(peer_qos);
  7432. peer_cap->buff_sta_support = __cpu_to_le32(cap->buff_sta_support);
  7433. peer_cap->off_chan_support = __cpu_to_le32(cap->off_chan_support);
  7434. peer_cap->peer_curr_operclass = __cpu_to_le32(cap->peer_curr_operclass);
  7435. peer_cap->self_curr_operclass = __cpu_to_le32(cap->self_curr_operclass);
  7436. peer_cap->peer_chan_len = __cpu_to_le32(cap->peer_chan_len);
  7437. peer_cap->peer_operclass_len = __cpu_to_le32(cap->peer_operclass_len);
  7438. for (i = 0; i < WMI_TDLS_MAX_SUPP_OPER_CLASSES; i++)
  7439. peer_cap->peer_operclass[i] = cap->peer_operclass[i];
  7440. peer_cap->is_peer_responder = __cpu_to_le32(cap->is_peer_responder);
  7441. peer_cap->pref_offchan_num = __cpu_to_le32(cap->pref_offchan_num);
  7442. peer_cap->pref_offchan_bw = __cpu_to_le32(cap->pref_offchan_bw);
  7443. for (i = 0; i < cap->peer_chan_len; i++) {
  7444. chan = (struct wmi_channel *)&peer_cap->peer_chan_list[i];
  7445. ath10k_wmi_put_wmi_channel(chan, &chan_arg[i]);
  7446. }
  7447. ath10k_dbg(ar, ATH10K_DBG_WMI,
  7448. "wmi tdls peer update vdev %i state %d n_chans %u\n",
  7449. arg->vdev_id, arg->peer_state, cap->peer_chan_len);
  7450. return skb;
  7451. }
  7452. static struct sk_buff *
  7453. ath10k_wmi_10_4_gen_radar_found(struct ath10k *ar,
  7454. const struct ath10k_radar_found_info *arg)
  7455. {
  7456. struct wmi_radar_found_info *cmd;
  7457. struct sk_buff *skb;
  7458. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  7459. if (!skb)
  7460. return ERR_PTR(-ENOMEM);
  7461. cmd = (struct wmi_radar_found_info *)skb->data;
  7462. cmd->pri_min = __cpu_to_le32(arg->pri_min);
  7463. cmd->pri_max = __cpu_to_le32(arg->pri_max);
  7464. cmd->width_min = __cpu_to_le32(arg->width_min);
  7465. cmd->width_max = __cpu_to_le32(arg->width_max);
  7466. cmd->sidx_min = __cpu_to_le32(arg->sidx_min);
  7467. cmd->sidx_max = __cpu_to_le32(arg->sidx_max);
  7468. ath10k_dbg(ar, ATH10K_DBG_WMI,
  7469. "wmi radar found pri_min %d pri_max %d width_min %d width_max %d sidx_min %d sidx_max %d\n",
  7470. arg->pri_min, arg->pri_max, arg->width_min,
  7471. arg->width_max, arg->sidx_min, arg->sidx_max);
  7472. return skb;
  7473. }
  7474. static struct sk_buff *
  7475. ath10k_wmi_op_gen_echo(struct ath10k *ar, u32 value)
  7476. {
  7477. struct wmi_echo_cmd *cmd;
  7478. struct sk_buff *skb;
  7479. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  7480. if (!skb)
  7481. return ERR_PTR(-ENOMEM);
  7482. cmd = (struct wmi_echo_cmd *)skb->data;
  7483. cmd->value = cpu_to_le32(value);
  7484. ath10k_dbg(ar, ATH10K_DBG_WMI,
  7485. "wmi echo value 0x%08x\n", value);
  7486. return skb;
  7487. }
  7488. int
  7489. ath10k_wmi_barrier(struct ath10k *ar)
  7490. {
  7491. int ret;
  7492. int time_left;
  7493. spin_lock_bh(&ar->data_lock);
  7494. reinit_completion(&ar->wmi.barrier);
  7495. spin_unlock_bh(&ar->data_lock);
  7496. ret = ath10k_wmi_echo(ar, ATH10K_WMI_BARRIER_ECHO_ID);
  7497. if (ret) {
  7498. ath10k_warn(ar, "failed to submit wmi echo: %d\n", ret);
  7499. return ret;
  7500. }
  7501. time_left = wait_for_completion_timeout(&ar->wmi.barrier,
  7502. ATH10K_WMI_BARRIER_TIMEOUT_HZ);
  7503. if (!time_left)
  7504. return -ETIMEDOUT;
  7505. return 0;
  7506. }
  7507. static const struct wmi_ops wmi_ops = {
  7508. .rx = ath10k_wmi_op_rx,
  7509. .map_svc = wmi_main_svc_map,
  7510. .pull_scan = ath10k_wmi_op_pull_scan_ev,
  7511. .pull_mgmt_rx = ath10k_wmi_op_pull_mgmt_rx_ev,
  7512. .pull_ch_info = ath10k_wmi_op_pull_ch_info_ev,
  7513. .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
  7514. .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
  7515. .pull_swba = ath10k_wmi_op_pull_swba_ev,
  7516. .pull_phyerr_hdr = ath10k_wmi_op_pull_phyerr_ev_hdr,
  7517. .pull_phyerr = ath10k_wmi_op_pull_phyerr_ev,
  7518. .pull_svc_rdy = ath10k_wmi_main_op_pull_svc_rdy_ev,
  7519. .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
  7520. .pull_fw_stats = ath10k_wmi_main_op_pull_fw_stats,
  7521. .pull_roam_ev = ath10k_wmi_op_pull_roam_ev,
  7522. .pull_echo_ev = ath10k_wmi_op_pull_echo_ev,
  7523. .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
  7524. .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
  7525. .gen_pdev_set_rd = ath10k_wmi_op_gen_pdev_set_rd,
  7526. .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
  7527. .gen_init = ath10k_wmi_op_gen_init,
  7528. .gen_start_scan = ath10k_wmi_op_gen_start_scan,
  7529. .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
  7530. .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
  7531. .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
  7532. .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
  7533. .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
  7534. .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
  7535. .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
  7536. .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
  7537. .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
  7538. .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
  7539. .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
  7540. /* .gen_vdev_wmm_conf not implemented */
  7541. .gen_peer_create = ath10k_wmi_op_gen_peer_create,
  7542. .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
  7543. .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
  7544. .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
  7545. .gen_peer_assoc = ath10k_wmi_op_gen_peer_assoc,
  7546. .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
  7547. .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
  7548. .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
  7549. .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
  7550. .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
  7551. .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
  7552. .gen_request_stats = ath10k_wmi_op_gen_request_stats,
  7553. .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
  7554. .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
  7555. .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
  7556. .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
  7557. .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
  7558. .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
  7559. /* .gen_pdev_get_temperature not implemented */
  7560. .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
  7561. .gen_addba_send = ath10k_wmi_op_gen_addba_send,
  7562. .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
  7563. .gen_delba_send = ath10k_wmi_op_gen_delba_send,
  7564. .fw_stats_fill = ath10k_wmi_main_op_fw_stats_fill,
  7565. .get_vdev_subtype = ath10k_wmi_op_get_vdev_subtype,
  7566. .gen_echo = ath10k_wmi_op_gen_echo,
  7567. /* .gen_bcn_tmpl not implemented */
  7568. /* .gen_prb_tmpl not implemented */
  7569. /* .gen_p2p_go_bcn_ie not implemented */
  7570. /* .gen_adaptive_qcs not implemented */
  7571. /* .gen_pdev_enable_adaptive_cca not implemented */
  7572. };
  7573. static const struct wmi_ops wmi_10_1_ops = {
  7574. .rx = ath10k_wmi_10_1_op_rx,
  7575. .map_svc = wmi_10x_svc_map,
  7576. .pull_svc_rdy = ath10k_wmi_10x_op_pull_svc_rdy_ev,
  7577. .pull_fw_stats = ath10k_wmi_10x_op_pull_fw_stats,
  7578. .gen_init = ath10k_wmi_10_1_op_gen_init,
  7579. .gen_pdev_set_rd = ath10k_wmi_10x_op_gen_pdev_set_rd,
  7580. .gen_start_scan = ath10k_wmi_10x_op_gen_start_scan,
  7581. .gen_peer_assoc = ath10k_wmi_10_1_op_gen_peer_assoc,
  7582. /* .gen_pdev_get_temperature not implemented */
  7583. /* shared with main branch */
  7584. .pull_scan = ath10k_wmi_op_pull_scan_ev,
  7585. .pull_mgmt_rx = ath10k_wmi_op_pull_mgmt_rx_ev,
  7586. .pull_ch_info = ath10k_wmi_op_pull_ch_info_ev,
  7587. .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
  7588. .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
  7589. .pull_swba = ath10k_wmi_op_pull_swba_ev,
  7590. .pull_phyerr_hdr = ath10k_wmi_op_pull_phyerr_ev_hdr,
  7591. .pull_phyerr = ath10k_wmi_op_pull_phyerr_ev,
  7592. .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
  7593. .pull_roam_ev = ath10k_wmi_op_pull_roam_ev,
  7594. .pull_echo_ev = ath10k_wmi_op_pull_echo_ev,
  7595. .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
  7596. .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
  7597. .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
  7598. .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
  7599. .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
  7600. .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
  7601. .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
  7602. .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
  7603. .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
  7604. .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
  7605. .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
  7606. .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
  7607. .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
  7608. .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
  7609. /* .gen_vdev_wmm_conf not implemented */
  7610. .gen_peer_create = ath10k_wmi_op_gen_peer_create,
  7611. .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
  7612. .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
  7613. .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
  7614. .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
  7615. .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
  7616. .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
  7617. .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
  7618. .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
  7619. .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
  7620. .gen_request_stats = ath10k_wmi_op_gen_request_stats,
  7621. .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
  7622. .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
  7623. .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
  7624. .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
  7625. .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
  7626. .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
  7627. .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
  7628. .gen_addba_send = ath10k_wmi_op_gen_addba_send,
  7629. .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
  7630. .gen_delba_send = ath10k_wmi_op_gen_delba_send,
  7631. .fw_stats_fill = ath10k_wmi_10x_op_fw_stats_fill,
  7632. .get_vdev_subtype = ath10k_wmi_op_get_vdev_subtype,
  7633. .gen_echo = ath10k_wmi_op_gen_echo,
  7634. /* .gen_bcn_tmpl not implemented */
  7635. /* .gen_prb_tmpl not implemented */
  7636. /* .gen_p2p_go_bcn_ie not implemented */
  7637. /* .gen_adaptive_qcs not implemented */
  7638. /* .gen_pdev_enable_adaptive_cca not implemented */
  7639. };
  7640. static const struct wmi_ops wmi_10_2_ops = {
  7641. .rx = ath10k_wmi_10_2_op_rx,
  7642. .pull_fw_stats = ath10k_wmi_10_2_op_pull_fw_stats,
  7643. .gen_init = ath10k_wmi_10_2_op_gen_init,
  7644. .gen_peer_assoc = ath10k_wmi_10_2_op_gen_peer_assoc,
  7645. /* .gen_pdev_get_temperature not implemented */
  7646. /* shared with 10.1 */
  7647. .map_svc = wmi_10x_svc_map,
  7648. .pull_svc_rdy = ath10k_wmi_10x_op_pull_svc_rdy_ev,
  7649. .gen_pdev_set_rd = ath10k_wmi_10x_op_gen_pdev_set_rd,
  7650. .gen_start_scan = ath10k_wmi_10x_op_gen_start_scan,
  7651. .gen_echo = ath10k_wmi_op_gen_echo,
  7652. .pull_scan = ath10k_wmi_op_pull_scan_ev,
  7653. .pull_mgmt_rx = ath10k_wmi_op_pull_mgmt_rx_ev,
  7654. .pull_ch_info = ath10k_wmi_op_pull_ch_info_ev,
  7655. .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
  7656. .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
  7657. .pull_swba = ath10k_wmi_op_pull_swba_ev,
  7658. .pull_phyerr_hdr = ath10k_wmi_op_pull_phyerr_ev_hdr,
  7659. .pull_phyerr = ath10k_wmi_op_pull_phyerr_ev,
  7660. .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
  7661. .pull_roam_ev = ath10k_wmi_op_pull_roam_ev,
  7662. .pull_echo_ev = ath10k_wmi_op_pull_echo_ev,
  7663. .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
  7664. .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
  7665. .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
  7666. .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
  7667. .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
  7668. .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
  7669. .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
  7670. .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
  7671. .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
  7672. .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
  7673. .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
  7674. .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
  7675. .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
  7676. .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
  7677. /* .gen_vdev_wmm_conf not implemented */
  7678. .gen_peer_create = ath10k_wmi_op_gen_peer_create,
  7679. .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
  7680. .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
  7681. .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
  7682. .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
  7683. .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
  7684. .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
  7685. .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
  7686. .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
  7687. .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
  7688. .gen_request_stats = ath10k_wmi_op_gen_request_stats,
  7689. .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
  7690. .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
  7691. .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
  7692. .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
  7693. .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
  7694. .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
  7695. .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
  7696. .gen_addba_send = ath10k_wmi_op_gen_addba_send,
  7697. .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
  7698. .gen_delba_send = ath10k_wmi_op_gen_delba_send,
  7699. .fw_stats_fill = ath10k_wmi_10x_op_fw_stats_fill,
  7700. .get_vdev_subtype = ath10k_wmi_op_get_vdev_subtype,
  7701. /* .gen_pdev_enable_adaptive_cca not implemented */
  7702. };
  7703. static const struct wmi_ops wmi_10_2_4_ops = {
  7704. .rx = ath10k_wmi_10_2_op_rx,
  7705. .pull_fw_stats = ath10k_wmi_10_2_4_op_pull_fw_stats,
  7706. .gen_init = ath10k_wmi_10_2_op_gen_init,
  7707. .gen_peer_assoc = ath10k_wmi_10_2_op_gen_peer_assoc,
  7708. .gen_pdev_get_temperature = ath10k_wmi_10_2_op_gen_pdev_get_temperature,
  7709. .gen_pdev_bss_chan_info_req = ath10k_wmi_10_2_op_gen_pdev_bss_chan_info,
  7710. /* shared with 10.1 */
  7711. .map_svc = wmi_10x_svc_map,
  7712. .pull_svc_rdy = ath10k_wmi_10x_op_pull_svc_rdy_ev,
  7713. .gen_pdev_set_rd = ath10k_wmi_10x_op_gen_pdev_set_rd,
  7714. .gen_start_scan = ath10k_wmi_10x_op_gen_start_scan,
  7715. .gen_echo = ath10k_wmi_op_gen_echo,
  7716. .pull_scan = ath10k_wmi_op_pull_scan_ev,
  7717. .pull_mgmt_rx = ath10k_wmi_op_pull_mgmt_rx_ev,
  7718. .pull_ch_info = ath10k_wmi_op_pull_ch_info_ev,
  7719. .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
  7720. .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
  7721. .pull_swba = ath10k_wmi_10_2_4_op_pull_swba_ev,
  7722. .pull_phyerr_hdr = ath10k_wmi_op_pull_phyerr_ev_hdr,
  7723. .pull_phyerr = ath10k_wmi_op_pull_phyerr_ev,
  7724. .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
  7725. .pull_roam_ev = ath10k_wmi_op_pull_roam_ev,
  7726. .pull_echo_ev = ath10k_wmi_op_pull_echo_ev,
  7727. .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
  7728. .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
  7729. .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
  7730. .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
  7731. .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
  7732. .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
  7733. .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
  7734. .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
  7735. .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
  7736. .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
  7737. .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
  7738. .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
  7739. .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
  7740. .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
  7741. .gen_peer_create = ath10k_wmi_op_gen_peer_create,
  7742. .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
  7743. .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
  7744. .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
  7745. .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
  7746. .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
  7747. .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
  7748. .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
  7749. .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
  7750. .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
  7751. .gen_request_stats = ath10k_wmi_op_gen_request_stats,
  7752. .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
  7753. .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
  7754. .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
  7755. .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
  7756. .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
  7757. .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
  7758. .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
  7759. .gen_addba_send = ath10k_wmi_op_gen_addba_send,
  7760. .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
  7761. .gen_delba_send = ath10k_wmi_op_gen_delba_send,
  7762. .gen_pdev_get_tpc_config = ath10k_wmi_10_2_4_op_gen_pdev_get_tpc_config,
  7763. .fw_stats_fill = ath10k_wmi_10x_op_fw_stats_fill,
  7764. .gen_pdev_enable_adaptive_cca =
  7765. ath10k_wmi_op_gen_pdev_enable_adaptive_cca,
  7766. .get_vdev_subtype = ath10k_wmi_10_2_4_op_get_vdev_subtype,
  7767. /* .gen_bcn_tmpl not implemented */
  7768. /* .gen_prb_tmpl not implemented */
  7769. /* .gen_p2p_go_bcn_ie not implemented */
  7770. /* .gen_adaptive_qcs not implemented */
  7771. };
  7772. static const struct wmi_ops wmi_10_4_ops = {
  7773. .rx = ath10k_wmi_10_4_op_rx,
  7774. .map_svc = wmi_10_4_svc_map,
  7775. .pull_fw_stats = ath10k_wmi_10_4_op_pull_fw_stats,
  7776. .pull_scan = ath10k_wmi_op_pull_scan_ev,
  7777. .pull_mgmt_rx = ath10k_wmi_10_4_op_pull_mgmt_rx_ev,
  7778. .pull_ch_info = ath10k_wmi_10_4_op_pull_ch_info_ev,
  7779. .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
  7780. .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
  7781. .pull_swba = ath10k_wmi_10_4_op_pull_swba_ev,
  7782. .pull_phyerr_hdr = ath10k_wmi_10_4_op_pull_phyerr_ev_hdr,
  7783. .pull_phyerr = ath10k_wmi_10_4_op_pull_phyerr_ev,
  7784. .pull_svc_rdy = ath10k_wmi_main_op_pull_svc_rdy_ev,
  7785. .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
  7786. .pull_roam_ev = ath10k_wmi_op_pull_roam_ev,
  7787. .pull_dfs_status_ev = ath10k_wmi_10_4_op_pull_dfs_status_ev,
  7788. .get_txbf_conf_scheme = ath10k_wmi_10_4_txbf_conf_scheme,
  7789. .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
  7790. .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
  7791. .gen_pdev_set_rd = ath10k_wmi_10x_op_gen_pdev_set_rd,
  7792. .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
  7793. .gen_init = ath10k_wmi_10_4_op_gen_init,
  7794. .gen_start_scan = ath10k_wmi_op_gen_start_scan,
  7795. .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
  7796. .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
  7797. .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
  7798. .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
  7799. .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
  7800. .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
  7801. .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
  7802. .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
  7803. .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
  7804. .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
  7805. .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
  7806. .gen_peer_create = ath10k_wmi_op_gen_peer_create,
  7807. .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
  7808. .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
  7809. .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
  7810. .gen_peer_assoc = ath10k_wmi_10_4_op_gen_peer_assoc,
  7811. .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
  7812. .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
  7813. .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
  7814. .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
  7815. .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
  7816. .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
  7817. .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
  7818. .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
  7819. .gen_dbglog_cfg = ath10k_wmi_10_4_op_gen_dbglog_cfg,
  7820. .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
  7821. .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
  7822. .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
  7823. .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
  7824. .gen_addba_send = ath10k_wmi_op_gen_addba_send,
  7825. .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
  7826. .gen_delba_send = ath10k_wmi_op_gen_delba_send,
  7827. .fw_stats_fill = ath10k_wmi_10_4_op_fw_stats_fill,
  7828. .ext_resource_config = ath10k_wmi_10_4_ext_resource_config,
  7829. .gen_update_fw_tdls_state = ath10k_wmi_10_4_gen_update_fw_tdls_state,
  7830. .gen_tdls_peer_update = ath10k_wmi_10_4_gen_tdls_peer_update,
  7831. .gen_pdev_get_tpc_table_cmdid =
  7832. ath10k_wmi_10_4_op_gen_pdev_get_tpc_table_cmdid,
  7833. .gen_radar_found = ath10k_wmi_10_4_gen_radar_found,
  7834. /* shared with 10.2 */
  7835. .pull_echo_ev = ath10k_wmi_op_pull_echo_ev,
  7836. .gen_request_stats = ath10k_wmi_op_gen_request_stats,
  7837. .gen_pdev_get_temperature = ath10k_wmi_10_2_op_gen_pdev_get_temperature,
  7838. .get_vdev_subtype = ath10k_wmi_10_4_op_get_vdev_subtype,
  7839. .gen_pdev_bss_chan_info_req = ath10k_wmi_10_2_op_gen_pdev_bss_chan_info,
  7840. .gen_echo = ath10k_wmi_op_gen_echo,
  7841. .gen_pdev_get_tpc_config = ath10k_wmi_10_2_4_op_gen_pdev_get_tpc_config,
  7842. };
  7843. int ath10k_wmi_attach(struct ath10k *ar)
  7844. {
  7845. switch (ar->running_fw->fw_file.wmi_op_version) {
  7846. case ATH10K_FW_WMI_OP_VERSION_10_4:
  7847. ar->wmi.ops = &wmi_10_4_ops;
  7848. ar->wmi.cmd = &wmi_10_4_cmd_map;
  7849. ar->wmi.vdev_param = &wmi_10_4_vdev_param_map;
  7850. ar->wmi.pdev_param = &wmi_10_4_pdev_param_map;
  7851. ar->wmi.peer_flags = &wmi_10_2_peer_flags_map;
  7852. break;
  7853. case ATH10K_FW_WMI_OP_VERSION_10_2_4:
  7854. ar->wmi.cmd = &wmi_10_2_4_cmd_map;
  7855. ar->wmi.ops = &wmi_10_2_4_ops;
  7856. ar->wmi.vdev_param = &wmi_10_2_4_vdev_param_map;
  7857. ar->wmi.pdev_param = &wmi_10_2_4_pdev_param_map;
  7858. ar->wmi.peer_flags = &wmi_10_2_peer_flags_map;
  7859. break;
  7860. case ATH10K_FW_WMI_OP_VERSION_10_2:
  7861. ar->wmi.cmd = &wmi_10_2_cmd_map;
  7862. ar->wmi.ops = &wmi_10_2_ops;
  7863. ar->wmi.vdev_param = &wmi_10x_vdev_param_map;
  7864. ar->wmi.pdev_param = &wmi_10x_pdev_param_map;
  7865. ar->wmi.peer_flags = &wmi_10_2_peer_flags_map;
  7866. break;
  7867. case ATH10K_FW_WMI_OP_VERSION_10_1:
  7868. ar->wmi.cmd = &wmi_10x_cmd_map;
  7869. ar->wmi.ops = &wmi_10_1_ops;
  7870. ar->wmi.vdev_param = &wmi_10x_vdev_param_map;
  7871. ar->wmi.pdev_param = &wmi_10x_pdev_param_map;
  7872. ar->wmi.peer_flags = &wmi_10x_peer_flags_map;
  7873. break;
  7874. case ATH10K_FW_WMI_OP_VERSION_MAIN:
  7875. ar->wmi.cmd = &wmi_cmd_map;
  7876. ar->wmi.ops = &wmi_ops;
  7877. ar->wmi.vdev_param = &wmi_vdev_param_map;
  7878. ar->wmi.pdev_param = &wmi_pdev_param_map;
  7879. ar->wmi.peer_flags = &wmi_peer_flags_map;
  7880. break;
  7881. case ATH10K_FW_WMI_OP_VERSION_TLV:
  7882. ath10k_wmi_tlv_attach(ar);
  7883. break;
  7884. case ATH10K_FW_WMI_OP_VERSION_UNSET:
  7885. case ATH10K_FW_WMI_OP_VERSION_MAX:
  7886. ath10k_err(ar, "unsupported WMI op version: %d\n",
  7887. ar->running_fw->fw_file.wmi_op_version);
  7888. return -EINVAL;
  7889. }
  7890. init_completion(&ar->wmi.service_ready);
  7891. init_completion(&ar->wmi.unified_ready);
  7892. init_completion(&ar->wmi.barrier);
  7893. init_completion(&ar->wmi.radar_confirm);
  7894. INIT_WORK(&ar->svc_rdy_work, ath10k_wmi_event_service_ready_work);
  7895. INIT_WORK(&ar->radar_confirmation_work,
  7896. ath10k_radar_confirmation_work);
  7897. return 0;
  7898. }
  7899. void ath10k_wmi_free_host_mem(struct ath10k *ar)
  7900. {
  7901. int i;
  7902. /* free the host memory chunks requested by firmware */
  7903. for (i = 0; i < ar->wmi.num_mem_chunks; i++) {
  7904. dma_free_coherent(ar->dev,
  7905. ar->wmi.mem_chunks[i].len,
  7906. ar->wmi.mem_chunks[i].vaddr,
  7907. ar->wmi.mem_chunks[i].paddr);
  7908. }
  7909. ar->wmi.num_mem_chunks = 0;
  7910. }
  7911. void ath10k_wmi_detach(struct ath10k *ar)
  7912. {
  7913. cancel_work_sync(&ar->svc_rdy_work);
  7914. if (ar->svc_rdy_skb)
  7915. dev_kfree_skb(ar->svc_rdy_skb);
  7916. }