bmi.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461
  1. /*
  2. * Copyright (c) 2005-2011 Atheros Communications Inc.
  3. * Copyright (c) 2011-2014,2016-2017 Qualcomm Atheros, Inc.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for any
  6. * purpose with or without fee is hereby granted, provided that the above
  7. * copyright notice and this permission notice appear in all copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  10. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  11. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  12. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  13. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  14. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  15. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  16. */
  17. #include "bmi.h"
  18. #include "hif.h"
  19. #include "debug.h"
  20. #include "htc.h"
  21. #include "hw.h"
  22. void ath10k_bmi_start(struct ath10k *ar)
  23. {
  24. int ret;
  25. ath10k_dbg(ar, ATH10K_DBG_BMI, "bmi start\n");
  26. ar->bmi.done_sent = false;
  27. /* Enable hardware clock to speed up firmware download */
  28. if (ar->hw_params.hw_ops->enable_pll_clk) {
  29. ret = ar->hw_params.hw_ops->enable_pll_clk(ar);
  30. ath10k_dbg(ar, ATH10K_DBG_BMI, "bmi enable pll ret %d\n", ret);
  31. }
  32. }
  33. int ath10k_bmi_done(struct ath10k *ar)
  34. {
  35. struct bmi_cmd cmd;
  36. u32 cmdlen = sizeof(cmd.id) + sizeof(cmd.done);
  37. int ret;
  38. ath10k_dbg(ar, ATH10K_DBG_BMI, "bmi done\n");
  39. if (ar->bmi.done_sent) {
  40. ath10k_dbg(ar, ATH10K_DBG_BMI, "bmi skipped\n");
  41. return 0;
  42. }
  43. ar->bmi.done_sent = true;
  44. cmd.id = __cpu_to_le32(BMI_DONE);
  45. ret = ath10k_hif_exchange_bmi_msg(ar, &cmd, cmdlen, NULL, NULL);
  46. if (ret) {
  47. ath10k_warn(ar, "unable to write to the device: %d\n", ret);
  48. return ret;
  49. }
  50. return 0;
  51. }
  52. int ath10k_bmi_get_target_info(struct ath10k *ar,
  53. struct bmi_target_info *target_info)
  54. {
  55. struct bmi_cmd cmd;
  56. union bmi_resp resp;
  57. u32 cmdlen = sizeof(cmd.id) + sizeof(cmd.get_target_info);
  58. u32 resplen = sizeof(resp.get_target_info);
  59. int ret;
  60. ath10k_dbg(ar, ATH10K_DBG_BMI, "bmi get target info\n");
  61. if (ar->bmi.done_sent) {
  62. ath10k_warn(ar, "BMI Get Target Info Command disallowed\n");
  63. return -EBUSY;
  64. }
  65. cmd.id = __cpu_to_le32(BMI_GET_TARGET_INFO);
  66. ret = ath10k_hif_exchange_bmi_msg(ar, &cmd, cmdlen, &resp, &resplen);
  67. if (ret) {
  68. ath10k_warn(ar, "unable to get target info from device\n");
  69. return ret;
  70. }
  71. if (resplen < sizeof(resp.get_target_info)) {
  72. ath10k_warn(ar, "invalid get_target_info response length (%d)\n",
  73. resplen);
  74. return -EIO;
  75. }
  76. target_info->version = __le32_to_cpu(resp.get_target_info.version);
  77. target_info->type = __le32_to_cpu(resp.get_target_info.type);
  78. return 0;
  79. }
  80. #define TARGET_VERSION_SENTINAL 0xffffffffu
  81. int ath10k_bmi_get_target_info_sdio(struct ath10k *ar,
  82. struct bmi_target_info *target_info)
  83. {
  84. struct bmi_cmd cmd;
  85. union bmi_resp resp;
  86. u32 cmdlen = sizeof(cmd.id) + sizeof(cmd.get_target_info);
  87. u32 resplen, ver_len;
  88. __le32 tmp;
  89. int ret;
  90. ath10k_dbg(ar, ATH10K_DBG_BMI, "bmi get target info SDIO\n");
  91. if (ar->bmi.done_sent) {
  92. ath10k_warn(ar, "BMI Get Target Info Command disallowed\n");
  93. return -EBUSY;
  94. }
  95. cmd.id = __cpu_to_le32(BMI_GET_TARGET_INFO);
  96. /* Step 1: Read 4 bytes of the target info and check if it is
  97. * the special sentinal version word or the first word in the
  98. * version response.
  99. */
  100. resplen = sizeof(u32);
  101. ret = ath10k_hif_exchange_bmi_msg(ar, &cmd, cmdlen, &tmp, &resplen);
  102. if (ret) {
  103. ath10k_warn(ar, "unable to read from device\n");
  104. return ret;
  105. }
  106. /* Some SDIO boards have a special sentinal byte before the real
  107. * version response.
  108. */
  109. if (__le32_to_cpu(tmp) == TARGET_VERSION_SENTINAL) {
  110. /* Step 1b: Read the version length */
  111. resplen = sizeof(u32);
  112. ret = ath10k_hif_exchange_bmi_msg(ar, NULL, 0, &tmp,
  113. &resplen);
  114. if (ret) {
  115. ath10k_warn(ar, "unable to read from device\n");
  116. return ret;
  117. }
  118. }
  119. ver_len = __le32_to_cpu(tmp);
  120. /* Step 2: Check the target info length */
  121. if (ver_len != sizeof(resp.get_target_info)) {
  122. ath10k_warn(ar, "Unexpected target info len: %u. Expected: %zu\n",
  123. ver_len, sizeof(resp.get_target_info));
  124. return -EINVAL;
  125. }
  126. /* Step 3: Read the rest of the version response */
  127. resplen = sizeof(resp.get_target_info) - sizeof(u32);
  128. ret = ath10k_hif_exchange_bmi_msg(ar, NULL, 0,
  129. &resp.get_target_info.version,
  130. &resplen);
  131. if (ret) {
  132. ath10k_warn(ar, "unable to read from device\n");
  133. return ret;
  134. }
  135. target_info->version = __le32_to_cpu(resp.get_target_info.version);
  136. target_info->type = __le32_to_cpu(resp.get_target_info.type);
  137. return 0;
  138. }
  139. int ath10k_bmi_read_memory(struct ath10k *ar,
  140. u32 address, void *buffer, u32 length)
  141. {
  142. struct bmi_cmd cmd;
  143. union bmi_resp resp;
  144. u32 cmdlen = sizeof(cmd.id) + sizeof(cmd.read_mem);
  145. u32 rxlen;
  146. int ret;
  147. ath10k_dbg(ar, ATH10K_DBG_BMI, "bmi read address 0x%x length %d\n",
  148. address, length);
  149. if (ar->bmi.done_sent) {
  150. ath10k_warn(ar, "command disallowed\n");
  151. return -EBUSY;
  152. }
  153. while (length) {
  154. rxlen = min_t(u32, length, BMI_MAX_DATA_SIZE);
  155. cmd.id = __cpu_to_le32(BMI_READ_MEMORY);
  156. cmd.read_mem.addr = __cpu_to_le32(address);
  157. cmd.read_mem.len = __cpu_to_le32(rxlen);
  158. ret = ath10k_hif_exchange_bmi_msg(ar, &cmd, cmdlen,
  159. &resp, &rxlen);
  160. if (ret) {
  161. ath10k_warn(ar, "unable to read from the device (%d)\n",
  162. ret);
  163. return ret;
  164. }
  165. memcpy(buffer, resp.read_mem.payload, rxlen);
  166. address += rxlen;
  167. buffer += rxlen;
  168. length -= rxlen;
  169. }
  170. return 0;
  171. }
  172. int ath10k_bmi_write_soc_reg(struct ath10k *ar, u32 address, u32 reg_val)
  173. {
  174. struct bmi_cmd cmd;
  175. u32 cmdlen = sizeof(cmd.id) + sizeof(cmd.write_soc_reg);
  176. int ret;
  177. ath10k_dbg(ar, ATH10K_DBG_BMI,
  178. "bmi write soc register 0x%08x val 0x%08x\n",
  179. address, reg_val);
  180. if (ar->bmi.done_sent) {
  181. ath10k_warn(ar, "bmi write soc register command in progress\n");
  182. return -EBUSY;
  183. }
  184. cmd.id = __cpu_to_le32(BMI_WRITE_SOC_REGISTER);
  185. cmd.write_soc_reg.addr = __cpu_to_le32(address);
  186. cmd.write_soc_reg.value = __cpu_to_le32(reg_val);
  187. ret = ath10k_hif_exchange_bmi_msg(ar, &cmd, cmdlen, NULL, NULL);
  188. if (ret) {
  189. ath10k_warn(ar, "Unable to write soc register to device: %d\n",
  190. ret);
  191. return ret;
  192. }
  193. return 0;
  194. }
  195. int ath10k_bmi_read_soc_reg(struct ath10k *ar, u32 address, u32 *reg_val)
  196. {
  197. struct bmi_cmd cmd;
  198. union bmi_resp resp;
  199. u32 cmdlen = sizeof(cmd.id) + sizeof(cmd.read_soc_reg);
  200. u32 resplen = sizeof(resp.read_soc_reg);
  201. int ret;
  202. ath10k_dbg(ar, ATH10K_DBG_BMI, "bmi read soc register 0x%08x\n",
  203. address);
  204. if (ar->bmi.done_sent) {
  205. ath10k_warn(ar, "bmi read soc register command in progress\n");
  206. return -EBUSY;
  207. }
  208. cmd.id = __cpu_to_le32(BMI_READ_SOC_REGISTER);
  209. cmd.read_soc_reg.addr = __cpu_to_le32(address);
  210. ret = ath10k_hif_exchange_bmi_msg(ar, &cmd, cmdlen, &resp, &resplen);
  211. if (ret) {
  212. ath10k_warn(ar, "Unable to read soc register from device: %d\n",
  213. ret);
  214. return ret;
  215. }
  216. *reg_val = __le32_to_cpu(resp.read_soc_reg.value);
  217. ath10k_dbg(ar, ATH10K_DBG_BMI, "bmi read soc register value 0x%08x\n",
  218. *reg_val);
  219. return 0;
  220. }
  221. int ath10k_bmi_write_memory(struct ath10k *ar,
  222. u32 address, const void *buffer, u32 length)
  223. {
  224. struct bmi_cmd cmd;
  225. u32 hdrlen = sizeof(cmd.id) + sizeof(cmd.write_mem);
  226. u32 txlen;
  227. int ret;
  228. ath10k_dbg(ar, ATH10K_DBG_BMI, "bmi write address 0x%x length %d\n",
  229. address, length);
  230. if (ar->bmi.done_sent) {
  231. ath10k_warn(ar, "command disallowed\n");
  232. return -EBUSY;
  233. }
  234. while (length) {
  235. txlen = min(length, BMI_MAX_DATA_SIZE - hdrlen);
  236. /* copy before roundup to avoid reading beyond buffer*/
  237. memcpy(cmd.write_mem.payload, buffer, txlen);
  238. txlen = roundup(txlen, 4);
  239. cmd.id = __cpu_to_le32(BMI_WRITE_MEMORY);
  240. cmd.write_mem.addr = __cpu_to_le32(address);
  241. cmd.write_mem.len = __cpu_to_le32(txlen);
  242. ret = ath10k_hif_exchange_bmi_msg(ar, &cmd, hdrlen + txlen,
  243. NULL, NULL);
  244. if (ret) {
  245. ath10k_warn(ar, "unable to write to the device (%d)\n",
  246. ret);
  247. return ret;
  248. }
  249. /* fixup roundup() so `length` zeroes out for last chunk */
  250. txlen = min(txlen, length);
  251. address += txlen;
  252. buffer += txlen;
  253. length -= txlen;
  254. }
  255. return 0;
  256. }
  257. int ath10k_bmi_execute(struct ath10k *ar, u32 address, u32 param, u32 *result)
  258. {
  259. struct bmi_cmd cmd;
  260. union bmi_resp resp;
  261. u32 cmdlen = sizeof(cmd.id) + sizeof(cmd.execute);
  262. u32 resplen = sizeof(resp.execute);
  263. int ret;
  264. ath10k_dbg(ar, ATH10K_DBG_BMI, "bmi execute address 0x%x param 0x%x\n",
  265. address, param);
  266. if (ar->bmi.done_sent) {
  267. ath10k_warn(ar, "command disallowed\n");
  268. return -EBUSY;
  269. }
  270. cmd.id = __cpu_to_le32(BMI_EXECUTE);
  271. cmd.execute.addr = __cpu_to_le32(address);
  272. cmd.execute.param = __cpu_to_le32(param);
  273. ret = ath10k_hif_exchange_bmi_msg(ar, &cmd, cmdlen, &resp, &resplen);
  274. if (ret) {
  275. ath10k_warn(ar, "unable to read from the device\n");
  276. return ret;
  277. }
  278. if (resplen < sizeof(resp.execute)) {
  279. ath10k_warn(ar, "invalid execute response length (%d)\n",
  280. resplen);
  281. return -EIO;
  282. }
  283. *result = __le32_to_cpu(resp.execute.result);
  284. ath10k_dbg(ar, ATH10K_DBG_BMI, "bmi execute result 0x%x\n", *result);
  285. return 0;
  286. }
  287. int ath10k_bmi_lz_data(struct ath10k *ar, const void *buffer, u32 length)
  288. {
  289. struct bmi_cmd cmd;
  290. u32 hdrlen = sizeof(cmd.id) + sizeof(cmd.lz_data);
  291. u32 txlen;
  292. int ret;
  293. ath10k_dbg(ar, ATH10K_DBG_BMI, "bmi lz data buffer 0x%pK length %d\n",
  294. buffer, length);
  295. if (ar->bmi.done_sent) {
  296. ath10k_warn(ar, "command disallowed\n");
  297. return -EBUSY;
  298. }
  299. while (length) {
  300. txlen = min(length, BMI_MAX_DATA_SIZE - hdrlen);
  301. WARN_ON_ONCE(txlen & 3);
  302. cmd.id = __cpu_to_le32(BMI_LZ_DATA);
  303. cmd.lz_data.len = __cpu_to_le32(txlen);
  304. memcpy(cmd.lz_data.payload, buffer, txlen);
  305. ret = ath10k_hif_exchange_bmi_msg(ar, &cmd, hdrlen + txlen,
  306. NULL, NULL);
  307. if (ret) {
  308. ath10k_warn(ar, "unable to write to the device\n");
  309. return ret;
  310. }
  311. buffer += txlen;
  312. length -= txlen;
  313. }
  314. return 0;
  315. }
  316. int ath10k_bmi_lz_stream_start(struct ath10k *ar, u32 address)
  317. {
  318. struct bmi_cmd cmd;
  319. u32 cmdlen = sizeof(cmd.id) + sizeof(cmd.lz_start);
  320. int ret;
  321. ath10k_dbg(ar, ATH10K_DBG_BMI, "bmi lz stream start address 0x%x\n",
  322. address);
  323. if (ar->bmi.done_sent) {
  324. ath10k_warn(ar, "command disallowed\n");
  325. return -EBUSY;
  326. }
  327. cmd.id = __cpu_to_le32(BMI_LZ_STREAM_START);
  328. cmd.lz_start.addr = __cpu_to_le32(address);
  329. ret = ath10k_hif_exchange_bmi_msg(ar, &cmd, cmdlen, NULL, NULL);
  330. if (ret) {
  331. ath10k_warn(ar, "unable to Start LZ Stream to the device\n");
  332. return ret;
  333. }
  334. return 0;
  335. }
  336. int ath10k_bmi_fast_download(struct ath10k *ar,
  337. u32 address, const void *buffer, u32 length)
  338. {
  339. u8 trailer[4] = {};
  340. u32 head_len = rounddown(length, 4);
  341. u32 trailer_len = length - head_len;
  342. int ret;
  343. ath10k_dbg(ar, ATH10K_DBG_BMI,
  344. "bmi fast download address 0x%x buffer 0x%pK length %d\n",
  345. address, buffer, length);
  346. ret = ath10k_bmi_lz_stream_start(ar, address);
  347. if (ret)
  348. return ret;
  349. /* copy the last word into a zero padded buffer */
  350. if (trailer_len > 0)
  351. memcpy(trailer, buffer + head_len, trailer_len);
  352. ret = ath10k_bmi_lz_data(ar, buffer, head_len);
  353. if (ret)
  354. return ret;
  355. if (trailer_len > 0)
  356. ret = ath10k_bmi_lz_data(ar, trailer, 4);
  357. if (ret != 0)
  358. return ret;
  359. /*
  360. * Close compressed stream and open a new (fake) one.
  361. * This serves mainly to flush Target caches.
  362. */
  363. ret = ath10k_bmi_lz_stream_start(ar, 0x00);
  364. return ret;
  365. }