ixgbevf_main.c 131 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914
  1. // SPDX-License-Identifier: GPL-2.0
  2. /* Copyright(c) 1999 - 2018 Intel Corporation. */
  3. /******************************************************************************
  4. Copyright (c)2006 - 2007 Myricom, Inc. for some LRO specific code
  5. ******************************************************************************/
  6. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  7. #include <linux/types.h>
  8. #include <linux/bitops.h>
  9. #include <linux/module.h>
  10. #include <linux/pci.h>
  11. #include <linux/netdevice.h>
  12. #include <linux/vmalloc.h>
  13. #include <linux/string.h>
  14. #include <linux/in.h>
  15. #include <linux/ip.h>
  16. #include <linux/tcp.h>
  17. #include <linux/sctp.h>
  18. #include <linux/ipv6.h>
  19. #include <linux/slab.h>
  20. #include <net/checksum.h>
  21. #include <net/ip6_checksum.h>
  22. #include <linux/ethtool.h>
  23. #include <linux/if.h>
  24. #include <linux/if_vlan.h>
  25. #include <linux/prefetch.h>
  26. #include <net/mpls.h>
  27. #include <linux/bpf.h>
  28. #include <linux/bpf_trace.h>
  29. #include <linux/atomic.h>
  30. #include "ixgbevf.h"
  31. const char ixgbevf_driver_name[] = "ixgbevf";
  32. static const char ixgbevf_driver_string[] =
  33. "Intel(R) 10 Gigabit PCI Express Virtual Function Network Driver";
  34. #define DRV_VERSION "4.1.0-k"
  35. const char ixgbevf_driver_version[] = DRV_VERSION;
  36. static char ixgbevf_copyright[] =
  37. "Copyright (c) 2009 - 2015 Intel Corporation.";
  38. static const struct ixgbevf_info *ixgbevf_info_tbl[] = {
  39. [board_82599_vf] = &ixgbevf_82599_vf_info,
  40. [board_82599_vf_hv] = &ixgbevf_82599_vf_hv_info,
  41. [board_X540_vf] = &ixgbevf_X540_vf_info,
  42. [board_X540_vf_hv] = &ixgbevf_X540_vf_hv_info,
  43. [board_X550_vf] = &ixgbevf_X550_vf_info,
  44. [board_X550_vf_hv] = &ixgbevf_X550_vf_hv_info,
  45. [board_X550EM_x_vf] = &ixgbevf_X550EM_x_vf_info,
  46. [board_X550EM_x_vf_hv] = &ixgbevf_X550EM_x_vf_hv_info,
  47. [board_x550em_a_vf] = &ixgbevf_x550em_a_vf_info,
  48. };
  49. /* ixgbevf_pci_tbl - PCI Device ID Table
  50. *
  51. * Wildcard entries (PCI_ANY_ID) should come last
  52. * Last entry must be all 0s
  53. *
  54. * { Vendor ID, Device ID, SubVendor ID, SubDevice ID,
  55. * Class, Class Mask, private data (not used) }
  56. */
  57. static const struct pci_device_id ixgbevf_pci_tbl[] = {
  58. {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_VF), board_82599_vf },
  59. {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_VF_HV), board_82599_vf_hv },
  60. {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_X540_VF), board_X540_vf },
  61. {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_X540_VF_HV), board_X540_vf_hv },
  62. {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_X550_VF), board_X550_vf },
  63. {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_X550_VF_HV), board_X550_vf_hv },
  64. {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_X550EM_X_VF), board_X550EM_x_vf },
  65. {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_X550EM_X_VF_HV), board_X550EM_x_vf_hv},
  66. {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_X550EM_A_VF), board_x550em_a_vf },
  67. /* required last entry */
  68. {0, }
  69. };
  70. MODULE_DEVICE_TABLE(pci, ixgbevf_pci_tbl);
  71. MODULE_AUTHOR("Intel Corporation, <linux.nics@intel.com>");
  72. MODULE_DESCRIPTION("Intel(R) 10 Gigabit Virtual Function Network Driver");
  73. MODULE_LICENSE("GPL");
  74. MODULE_VERSION(DRV_VERSION);
  75. #define DEFAULT_MSG_ENABLE (NETIF_MSG_DRV|NETIF_MSG_PROBE|NETIF_MSG_LINK)
  76. static int debug = -1;
  77. module_param(debug, int, 0);
  78. MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
  79. static struct workqueue_struct *ixgbevf_wq;
  80. static void ixgbevf_service_event_schedule(struct ixgbevf_adapter *adapter)
  81. {
  82. if (!test_bit(__IXGBEVF_DOWN, &adapter->state) &&
  83. !test_bit(__IXGBEVF_REMOVING, &adapter->state) &&
  84. !test_and_set_bit(__IXGBEVF_SERVICE_SCHED, &adapter->state))
  85. queue_work(ixgbevf_wq, &adapter->service_task);
  86. }
  87. static void ixgbevf_service_event_complete(struct ixgbevf_adapter *adapter)
  88. {
  89. BUG_ON(!test_bit(__IXGBEVF_SERVICE_SCHED, &adapter->state));
  90. /* flush memory to make sure state is correct before next watchdog */
  91. smp_mb__before_atomic();
  92. clear_bit(__IXGBEVF_SERVICE_SCHED, &adapter->state);
  93. }
  94. /* forward decls */
  95. static void ixgbevf_queue_reset_subtask(struct ixgbevf_adapter *adapter);
  96. static void ixgbevf_set_itr(struct ixgbevf_q_vector *q_vector);
  97. static void ixgbevf_free_all_rx_resources(struct ixgbevf_adapter *adapter);
  98. static bool ixgbevf_can_reuse_rx_page(struct ixgbevf_rx_buffer *rx_buffer);
  99. static void ixgbevf_reuse_rx_page(struct ixgbevf_ring *rx_ring,
  100. struct ixgbevf_rx_buffer *old_buff);
  101. static void ixgbevf_remove_adapter(struct ixgbe_hw *hw)
  102. {
  103. struct ixgbevf_adapter *adapter = hw->back;
  104. if (!hw->hw_addr)
  105. return;
  106. hw->hw_addr = NULL;
  107. dev_err(&adapter->pdev->dev, "Adapter removed\n");
  108. if (test_bit(__IXGBEVF_SERVICE_INITED, &adapter->state))
  109. ixgbevf_service_event_schedule(adapter);
  110. }
  111. static void ixgbevf_check_remove(struct ixgbe_hw *hw, u32 reg)
  112. {
  113. u32 value;
  114. /* The following check not only optimizes a bit by not
  115. * performing a read on the status register when the
  116. * register just read was a status register read that
  117. * returned IXGBE_FAILED_READ_REG. It also blocks any
  118. * potential recursion.
  119. */
  120. if (reg == IXGBE_VFSTATUS) {
  121. ixgbevf_remove_adapter(hw);
  122. return;
  123. }
  124. value = ixgbevf_read_reg(hw, IXGBE_VFSTATUS);
  125. if (value == IXGBE_FAILED_READ_REG)
  126. ixgbevf_remove_adapter(hw);
  127. }
  128. u32 ixgbevf_read_reg(struct ixgbe_hw *hw, u32 reg)
  129. {
  130. u8 __iomem *reg_addr = READ_ONCE(hw->hw_addr);
  131. u32 value;
  132. if (IXGBE_REMOVED(reg_addr))
  133. return IXGBE_FAILED_READ_REG;
  134. value = readl(reg_addr + reg);
  135. if (unlikely(value == IXGBE_FAILED_READ_REG))
  136. ixgbevf_check_remove(hw, reg);
  137. return value;
  138. }
  139. /**
  140. * ixgbevf_set_ivar - set IVAR registers - maps interrupt causes to vectors
  141. * @adapter: pointer to adapter struct
  142. * @direction: 0 for Rx, 1 for Tx, -1 for other causes
  143. * @queue: queue to map the corresponding interrupt to
  144. * @msix_vector: the vector to map to the corresponding queue
  145. **/
  146. static void ixgbevf_set_ivar(struct ixgbevf_adapter *adapter, s8 direction,
  147. u8 queue, u8 msix_vector)
  148. {
  149. u32 ivar, index;
  150. struct ixgbe_hw *hw = &adapter->hw;
  151. if (direction == -1) {
  152. /* other causes */
  153. msix_vector |= IXGBE_IVAR_ALLOC_VAL;
  154. ivar = IXGBE_READ_REG(hw, IXGBE_VTIVAR_MISC);
  155. ivar &= ~0xFF;
  156. ivar |= msix_vector;
  157. IXGBE_WRITE_REG(hw, IXGBE_VTIVAR_MISC, ivar);
  158. } else {
  159. /* Tx or Rx causes */
  160. msix_vector |= IXGBE_IVAR_ALLOC_VAL;
  161. index = ((16 * (queue & 1)) + (8 * direction));
  162. ivar = IXGBE_READ_REG(hw, IXGBE_VTIVAR(queue >> 1));
  163. ivar &= ~(0xFF << index);
  164. ivar |= (msix_vector << index);
  165. IXGBE_WRITE_REG(hw, IXGBE_VTIVAR(queue >> 1), ivar);
  166. }
  167. }
  168. static u64 ixgbevf_get_tx_completed(struct ixgbevf_ring *ring)
  169. {
  170. return ring->stats.packets;
  171. }
  172. static u32 ixgbevf_get_tx_pending(struct ixgbevf_ring *ring)
  173. {
  174. struct ixgbevf_adapter *adapter = netdev_priv(ring->netdev);
  175. struct ixgbe_hw *hw = &adapter->hw;
  176. u32 head = IXGBE_READ_REG(hw, IXGBE_VFTDH(ring->reg_idx));
  177. u32 tail = IXGBE_READ_REG(hw, IXGBE_VFTDT(ring->reg_idx));
  178. if (head != tail)
  179. return (head < tail) ?
  180. tail - head : (tail + ring->count - head);
  181. return 0;
  182. }
  183. static inline bool ixgbevf_check_tx_hang(struct ixgbevf_ring *tx_ring)
  184. {
  185. u32 tx_done = ixgbevf_get_tx_completed(tx_ring);
  186. u32 tx_done_old = tx_ring->tx_stats.tx_done_old;
  187. u32 tx_pending = ixgbevf_get_tx_pending(tx_ring);
  188. clear_check_for_tx_hang(tx_ring);
  189. /* Check for a hung queue, but be thorough. This verifies
  190. * that a transmit has been completed since the previous
  191. * check AND there is at least one packet pending. The
  192. * ARMED bit is set to indicate a potential hang.
  193. */
  194. if ((tx_done_old == tx_done) && tx_pending) {
  195. /* make sure it is true for two checks in a row */
  196. return test_and_set_bit(__IXGBEVF_HANG_CHECK_ARMED,
  197. &tx_ring->state);
  198. }
  199. /* reset the countdown */
  200. clear_bit(__IXGBEVF_HANG_CHECK_ARMED, &tx_ring->state);
  201. /* update completed stats and continue */
  202. tx_ring->tx_stats.tx_done_old = tx_done;
  203. return false;
  204. }
  205. static void ixgbevf_tx_timeout_reset(struct ixgbevf_adapter *adapter)
  206. {
  207. /* Do the reset outside of interrupt context */
  208. if (!test_bit(__IXGBEVF_DOWN, &adapter->state)) {
  209. set_bit(__IXGBEVF_RESET_REQUESTED, &adapter->state);
  210. ixgbevf_service_event_schedule(adapter);
  211. }
  212. }
  213. /**
  214. * ixgbevf_tx_timeout - Respond to a Tx Hang
  215. * @netdev: network interface device structure
  216. **/
  217. static void ixgbevf_tx_timeout(struct net_device *netdev)
  218. {
  219. struct ixgbevf_adapter *adapter = netdev_priv(netdev);
  220. ixgbevf_tx_timeout_reset(adapter);
  221. }
  222. /**
  223. * ixgbevf_clean_tx_irq - Reclaim resources after transmit completes
  224. * @q_vector: board private structure
  225. * @tx_ring: tx ring to clean
  226. * @napi_budget: Used to determine if we are in netpoll
  227. **/
  228. static bool ixgbevf_clean_tx_irq(struct ixgbevf_q_vector *q_vector,
  229. struct ixgbevf_ring *tx_ring, int napi_budget)
  230. {
  231. struct ixgbevf_adapter *adapter = q_vector->adapter;
  232. struct ixgbevf_tx_buffer *tx_buffer;
  233. union ixgbe_adv_tx_desc *tx_desc;
  234. unsigned int total_bytes = 0, total_packets = 0;
  235. unsigned int budget = tx_ring->count / 2;
  236. unsigned int i = tx_ring->next_to_clean;
  237. if (test_bit(__IXGBEVF_DOWN, &adapter->state))
  238. return true;
  239. tx_buffer = &tx_ring->tx_buffer_info[i];
  240. tx_desc = IXGBEVF_TX_DESC(tx_ring, i);
  241. i -= tx_ring->count;
  242. do {
  243. union ixgbe_adv_tx_desc *eop_desc = tx_buffer->next_to_watch;
  244. /* if next_to_watch is not set then there is no work pending */
  245. if (!eop_desc)
  246. break;
  247. /* prevent any other reads prior to eop_desc */
  248. smp_rmb();
  249. /* if DD is not set pending work has not been completed */
  250. if (!(eop_desc->wb.status & cpu_to_le32(IXGBE_TXD_STAT_DD)))
  251. break;
  252. /* clear next_to_watch to prevent false hangs */
  253. tx_buffer->next_to_watch = NULL;
  254. /* update the statistics for this packet */
  255. total_bytes += tx_buffer->bytecount;
  256. total_packets += tx_buffer->gso_segs;
  257. /* free the skb */
  258. if (ring_is_xdp(tx_ring))
  259. page_frag_free(tx_buffer->data);
  260. else
  261. napi_consume_skb(tx_buffer->skb, napi_budget);
  262. /* unmap skb header data */
  263. dma_unmap_single(tx_ring->dev,
  264. dma_unmap_addr(tx_buffer, dma),
  265. dma_unmap_len(tx_buffer, len),
  266. DMA_TO_DEVICE);
  267. /* clear tx_buffer data */
  268. dma_unmap_len_set(tx_buffer, len, 0);
  269. /* unmap remaining buffers */
  270. while (tx_desc != eop_desc) {
  271. tx_buffer++;
  272. tx_desc++;
  273. i++;
  274. if (unlikely(!i)) {
  275. i -= tx_ring->count;
  276. tx_buffer = tx_ring->tx_buffer_info;
  277. tx_desc = IXGBEVF_TX_DESC(tx_ring, 0);
  278. }
  279. /* unmap any remaining paged data */
  280. if (dma_unmap_len(tx_buffer, len)) {
  281. dma_unmap_page(tx_ring->dev,
  282. dma_unmap_addr(tx_buffer, dma),
  283. dma_unmap_len(tx_buffer, len),
  284. DMA_TO_DEVICE);
  285. dma_unmap_len_set(tx_buffer, len, 0);
  286. }
  287. }
  288. /* move us one more past the eop_desc for start of next pkt */
  289. tx_buffer++;
  290. tx_desc++;
  291. i++;
  292. if (unlikely(!i)) {
  293. i -= tx_ring->count;
  294. tx_buffer = tx_ring->tx_buffer_info;
  295. tx_desc = IXGBEVF_TX_DESC(tx_ring, 0);
  296. }
  297. /* issue prefetch for next Tx descriptor */
  298. prefetch(tx_desc);
  299. /* update budget accounting */
  300. budget--;
  301. } while (likely(budget));
  302. i += tx_ring->count;
  303. tx_ring->next_to_clean = i;
  304. u64_stats_update_begin(&tx_ring->syncp);
  305. tx_ring->stats.bytes += total_bytes;
  306. tx_ring->stats.packets += total_packets;
  307. u64_stats_update_end(&tx_ring->syncp);
  308. q_vector->tx.total_bytes += total_bytes;
  309. q_vector->tx.total_packets += total_packets;
  310. if (check_for_tx_hang(tx_ring) && ixgbevf_check_tx_hang(tx_ring)) {
  311. struct ixgbe_hw *hw = &adapter->hw;
  312. union ixgbe_adv_tx_desc *eop_desc;
  313. eop_desc = tx_ring->tx_buffer_info[i].next_to_watch;
  314. pr_err("Detected Tx Unit Hang%s\n"
  315. " Tx Queue <%d>\n"
  316. " TDH, TDT <%x>, <%x>\n"
  317. " next_to_use <%x>\n"
  318. " next_to_clean <%x>\n"
  319. "tx_buffer_info[next_to_clean]\n"
  320. " next_to_watch <%p>\n"
  321. " eop_desc->wb.status <%x>\n"
  322. " time_stamp <%lx>\n"
  323. " jiffies <%lx>\n",
  324. ring_is_xdp(tx_ring) ? " XDP" : "",
  325. tx_ring->queue_index,
  326. IXGBE_READ_REG(hw, IXGBE_VFTDH(tx_ring->reg_idx)),
  327. IXGBE_READ_REG(hw, IXGBE_VFTDT(tx_ring->reg_idx)),
  328. tx_ring->next_to_use, i,
  329. eop_desc, (eop_desc ? eop_desc->wb.status : 0),
  330. tx_ring->tx_buffer_info[i].time_stamp, jiffies);
  331. if (!ring_is_xdp(tx_ring))
  332. netif_stop_subqueue(tx_ring->netdev,
  333. tx_ring->queue_index);
  334. /* schedule immediate reset if we believe we hung */
  335. ixgbevf_tx_timeout_reset(adapter);
  336. return true;
  337. }
  338. if (ring_is_xdp(tx_ring))
  339. return !!budget;
  340. #define TX_WAKE_THRESHOLD (DESC_NEEDED * 2)
  341. if (unlikely(total_packets && netif_carrier_ok(tx_ring->netdev) &&
  342. (ixgbevf_desc_unused(tx_ring) >= TX_WAKE_THRESHOLD))) {
  343. /* Make sure that anybody stopping the queue after this
  344. * sees the new next_to_clean.
  345. */
  346. smp_mb();
  347. if (__netif_subqueue_stopped(tx_ring->netdev,
  348. tx_ring->queue_index) &&
  349. !test_bit(__IXGBEVF_DOWN, &adapter->state)) {
  350. netif_wake_subqueue(tx_ring->netdev,
  351. tx_ring->queue_index);
  352. ++tx_ring->tx_stats.restart_queue;
  353. }
  354. }
  355. return !!budget;
  356. }
  357. /**
  358. * ixgbevf_rx_skb - Helper function to determine proper Rx method
  359. * @q_vector: structure containing interrupt and ring information
  360. * @skb: packet to send up
  361. **/
  362. static void ixgbevf_rx_skb(struct ixgbevf_q_vector *q_vector,
  363. struct sk_buff *skb)
  364. {
  365. napi_gro_receive(&q_vector->napi, skb);
  366. }
  367. #define IXGBE_RSS_L4_TYPES_MASK \
  368. ((1ul << IXGBE_RXDADV_RSSTYPE_IPV4_TCP) | \
  369. (1ul << IXGBE_RXDADV_RSSTYPE_IPV4_UDP) | \
  370. (1ul << IXGBE_RXDADV_RSSTYPE_IPV6_TCP) | \
  371. (1ul << IXGBE_RXDADV_RSSTYPE_IPV6_UDP))
  372. static inline void ixgbevf_rx_hash(struct ixgbevf_ring *ring,
  373. union ixgbe_adv_rx_desc *rx_desc,
  374. struct sk_buff *skb)
  375. {
  376. u16 rss_type;
  377. if (!(ring->netdev->features & NETIF_F_RXHASH))
  378. return;
  379. rss_type = le16_to_cpu(rx_desc->wb.lower.lo_dword.hs_rss.pkt_info) &
  380. IXGBE_RXDADV_RSSTYPE_MASK;
  381. if (!rss_type)
  382. return;
  383. skb_set_hash(skb, le32_to_cpu(rx_desc->wb.lower.hi_dword.rss),
  384. (IXGBE_RSS_L4_TYPES_MASK & (1ul << rss_type)) ?
  385. PKT_HASH_TYPE_L4 : PKT_HASH_TYPE_L3);
  386. }
  387. /**
  388. * ixgbevf_rx_checksum - indicate in skb if hw indicated a good cksum
  389. * @ring: structure containig ring specific data
  390. * @rx_desc: current Rx descriptor being processed
  391. * @skb: skb currently being received and modified
  392. **/
  393. static inline void ixgbevf_rx_checksum(struct ixgbevf_ring *ring,
  394. union ixgbe_adv_rx_desc *rx_desc,
  395. struct sk_buff *skb)
  396. {
  397. skb_checksum_none_assert(skb);
  398. /* Rx csum disabled */
  399. if (!(ring->netdev->features & NETIF_F_RXCSUM))
  400. return;
  401. /* if IP and error */
  402. if (ixgbevf_test_staterr(rx_desc, IXGBE_RXD_STAT_IPCS) &&
  403. ixgbevf_test_staterr(rx_desc, IXGBE_RXDADV_ERR_IPE)) {
  404. ring->rx_stats.csum_err++;
  405. return;
  406. }
  407. if (!ixgbevf_test_staterr(rx_desc, IXGBE_RXD_STAT_L4CS))
  408. return;
  409. if (ixgbevf_test_staterr(rx_desc, IXGBE_RXDADV_ERR_TCPE)) {
  410. ring->rx_stats.csum_err++;
  411. return;
  412. }
  413. /* It must be a TCP or UDP packet with a valid checksum */
  414. skb->ip_summed = CHECKSUM_UNNECESSARY;
  415. }
  416. /**
  417. * ixgbevf_process_skb_fields - Populate skb header fields from Rx descriptor
  418. * @rx_ring: rx descriptor ring packet is being transacted on
  419. * @rx_desc: pointer to the EOP Rx descriptor
  420. * @skb: pointer to current skb being populated
  421. *
  422. * This function checks the ring, descriptor, and packet information in
  423. * order to populate the checksum, VLAN, protocol, and other fields within
  424. * the skb.
  425. **/
  426. static void ixgbevf_process_skb_fields(struct ixgbevf_ring *rx_ring,
  427. union ixgbe_adv_rx_desc *rx_desc,
  428. struct sk_buff *skb)
  429. {
  430. ixgbevf_rx_hash(rx_ring, rx_desc, skb);
  431. ixgbevf_rx_checksum(rx_ring, rx_desc, skb);
  432. if (ixgbevf_test_staterr(rx_desc, IXGBE_RXD_STAT_VP)) {
  433. u16 vid = le16_to_cpu(rx_desc->wb.upper.vlan);
  434. unsigned long *active_vlans = netdev_priv(rx_ring->netdev);
  435. if (test_bit(vid & VLAN_VID_MASK, active_vlans))
  436. __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), vid);
  437. }
  438. skb->protocol = eth_type_trans(skb, rx_ring->netdev);
  439. }
  440. static
  441. struct ixgbevf_rx_buffer *ixgbevf_get_rx_buffer(struct ixgbevf_ring *rx_ring,
  442. const unsigned int size)
  443. {
  444. struct ixgbevf_rx_buffer *rx_buffer;
  445. rx_buffer = &rx_ring->rx_buffer_info[rx_ring->next_to_clean];
  446. prefetchw(rx_buffer->page);
  447. /* we are reusing so sync this buffer for CPU use */
  448. dma_sync_single_range_for_cpu(rx_ring->dev,
  449. rx_buffer->dma,
  450. rx_buffer->page_offset,
  451. size,
  452. DMA_FROM_DEVICE);
  453. rx_buffer->pagecnt_bias--;
  454. return rx_buffer;
  455. }
  456. static void ixgbevf_put_rx_buffer(struct ixgbevf_ring *rx_ring,
  457. struct ixgbevf_rx_buffer *rx_buffer,
  458. struct sk_buff *skb)
  459. {
  460. if (ixgbevf_can_reuse_rx_page(rx_buffer)) {
  461. /* hand second half of page back to the ring */
  462. ixgbevf_reuse_rx_page(rx_ring, rx_buffer);
  463. } else {
  464. if (IS_ERR(skb))
  465. /* We are not reusing the buffer so unmap it and free
  466. * any references we are holding to it
  467. */
  468. dma_unmap_page_attrs(rx_ring->dev, rx_buffer->dma,
  469. ixgbevf_rx_pg_size(rx_ring),
  470. DMA_FROM_DEVICE,
  471. IXGBEVF_RX_DMA_ATTR);
  472. __page_frag_cache_drain(rx_buffer->page,
  473. rx_buffer->pagecnt_bias);
  474. }
  475. /* clear contents of rx_buffer */
  476. rx_buffer->page = NULL;
  477. }
  478. /**
  479. * ixgbevf_is_non_eop - process handling of non-EOP buffers
  480. * @rx_ring: Rx ring being processed
  481. * @rx_desc: Rx descriptor for current buffer
  482. *
  483. * This function updates next to clean. If the buffer is an EOP buffer
  484. * this function exits returning false, otherwise it will place the
  485. * sk_buff in the next buffer to be chained and return true indicating
  486. * that this is in fact a non-EOP buffer.
  487. **/
  488. static bool ixgbevf_is_non_eop(struct ixgbevf_ring *rx_ring,
  489. union ixgbe_adv_rx_desc *rx_desc)
  490. {
  491. u32 ntc = rx_ring->next_to_clean + 1;
  492. /* fetch, update, and store next to clean */
  493. ntc = (ntc < rx_ring->count) ? ntc : 0;
  494. rx_ring->next_to_clean = ntc;
  495. prefetch(IXGBEVF_RX_DESC(rx_ring, ntc));
  496. if (likely(ixgbevf_test_staterr(rx_desc, IXGBE_RXD_STAT_EOP)))
  497. return false;
  498. return true;
  499. }
  500. static inline unsigned int ixgbevf_rx_offset(struct ixgbevf_ring *rx_ring)
  501. {
  502. return ring_uses_build_skb(rx_ring) ? IXGBEVF_SKB_PAD : 0;
  503. }
  504. static bool ixgbevf_alloc_mapped_page(struct ixgbevf_ring *rx_ring,
  505. struct ixgbevf_rx_buffer *bi)
  506. {
  507. struct page *page = bi->page;
  508. dma_addr_t dma;
  509. /* since we are recycling buffers we should seldom need to alloc */
  510. if (likely(page))
  511. return true;
  512. /* alloc new page for storage */
  513. page = dev_alloc_pages(ixgbevf_rx_pg_order(rx_ring));
  514. if (unlikely(!page)) {
  515. rx_ring->rx_stats.alloc_rx_page_failed++;
  516. return false;
  517. }
  518. /* map page for use */
  519. dma = dma_map_page_attrs(rx_ring->dev, page, 0,
  520. ixgbevf_rx_pg_size(rx_ring),
  521. DMA_FROM_DEVICE, IXGBEVF_RX_DMA_ATTR);
  522. /* if mapping failed free memory back to system since
  523. * there isn't much point in holding memory we can't use
  524. */
  525. if (dma_mapping_error(rx_ring->dev, dma)) {
  526. __free_pages(page, ixgbevf_rx_pg_order(rx_ring));
  527. rx_ring->rx_stats.alloc_rx_page_failed++;
  528. return false;
  529. }
  530. bi->dma = dma;
  531. bi->page = page;
  532. bi->page_offset = ixgbevf_rx_offset(rx_ring);
  533. bi->pagecnt_bias = 1;
  534. rx_ring->rx_stats.alloc_rx_page++;
  535. return true;
  536. }
  537. /**
  538. * ixgbevf_alloc_rx_buffers - Replace used receive buffers; packet split
  539. * @rx_ring: rx descriptor ring (for a specific queue) to setup buffers on
  540. * @cleaned_count: number of buffers to replace
  541. **/
  542. static void ixgbevf_alloc_rx_buffers(struct ixgbevf_ring *rx_ring,
  543. u16 cleaned_count)
  544. {
  545. union ixgbe_adv_rx_desc *rx_desc;
  546. struct ixgbevf_rx_buffer *bi;
  547. unsigned int i = rx_ring->next_to_use;
  548. /* nothing to do or no valid netdev defined */
  549. if (!cleaned_count || !rx_ring->netdev)
  550. return;
  551. rx_desc = IXGBEVF_RX_DESC(rx_ring, i);
  552. bi = &rx_ring->rx_buffer_info[i];
  553. i -= rx_ring->count;
  554. do {
  555. if (!ixgbevf_alloc_mapped_page(rx_ring, bi))
  556. break;
  557. /* sync the buffer for use by the device */
  558. dma_sync_single_range_for_device(rx_ring->dev, bi->dma,
  559. bi->page_offset,
  560. ixgbevf_rx_bufsz(rx_ring),
  561. DMA_FROM_DEVICE);
  562. /* Refresh the desc even if pkt_addr didn't change
  563. * because each write-back erases this info.
  564. */
  565. rx_desc->read.pkt_addr = cpu_to_le64(bi->dma + bi->page_offset);
  566. rx_desc++;
  567. bi++;
  568. i++;
  569. if (unlikely(!i)) {
  570. rx_desc = IXGBEVF_RX_DESC(rx_ring, 0);
  571. bi = rx_ring->rx_buffer_info;
  572. i -= rx_ring->count;
  573. }
  574. /* clear the length for the next_to_use descriptor */
  575. rx_desc->wb.upper.length = 0;
  576. cleaned_count--;
  577. } while (cleaned_count);
  578. i += rx_ring->count;
  579. if (rx_ring->next_to_use != i) {
  580. /* record the next descriptor to use */
  581. rx_ring->next_to_use = i;
  582. /* update next to alloc since we have filled the ring */
  583. rx_ring->next_to_alloc = i;
  584. /* Force memory writes to complete before letting h/w
  585. * know there are new descriptors to fetch. (Only
  586. * applicable for weak-ordered memory model archs,
  587. * such as IA-64).
  588. */
  589. wmb();
  590. ixgbevf_write_tail(rx_ring, i);
  591. }
  592. }
  593. /**
  594. * ixgbevf_cleanup_headers - Correct corrupted or empty headers
  595. * @rx_ring: rx descriptor ring packet is being transacted on
  596. * @rx_desc: pointer to the EOP Rx descriptor
  597. * @skb: pointer to current skb being fixed
  598. *
  599. * Check for corrupted packet headers caused by senders on the local L2
  600. * embedded NIC switch not setting up their Tx Descriptors right. These
  601. * should be very rare.
  602. *
  603. * Also address the case where we are pulling data in on pages only
  604. * and as such no data is present in the skb header.
  605. *
  606. * In addition if skb is not at least 60 bytes we need to pad it so that
  607. * it is large enough to qualify as a valid Ethernet frame.
  608. *
  609. * Returns true if an error was encountered and skb was freed.
  610. **/
  611. static bool ixgbevf_cleanup_headers(struct ixgbevf_ring *rx_ring,
  612. union ixgbe_adv_rx_desc *rx_desc,
  613. struct sk_buff *skb)
  614. {
  615. /* XDP packets use error pointer so abort at this point */
  616. if (IS_ERR(skb))
  617. return true;
  618. /* verify that the packet does not have any known errors */
  619. if (unlikely(ixgbevf_test_staterr(rx_desc,
  620. IXGBE_RXDADV_ERR_FRAME_ERR_MASK))) {
  621. struct net_device *netdev = rx_ring->netdev;
  622. if (!(netdev->features & NETIF_F_RXALL)) {
  623. dev_kfree_skb_any(skb);
  624. return true;
  625. }
  626. }
  627. /* if eth_skb_pad returns an error the skb was freed */
  628. if (eth_skb_pad(skb))
  629. return true;
  630. return false;
  631. }
  632. /**
  633. * ixgbevf_reuse_rx_page - page flip buffer and store it back on the ring
  634. * @rx_ring: rx descriptor ring to store buffers on
  635. * @old_buff: donor buffer to have page reused
  636. *
  637. * Synchronizes page for reuse by the adapter
  638. **/
  639. static void ixgbevf_reuse_rx_page(struct ixgbevf_ring *rx_ring,
  640. struct ixgbevf_rx_buffer *old_buff)
  641. {
  642. struct ixgbevf_rx_buffer *new_buff;
  643. u16 nta = rx_ring->next_to_alloc;
  644. new_buff = &rx_ring->rx_buffer_info[nta];
  645. /* update, and store next to alloc */
  646. nta++;
  647. rx_ring->next_to_alloc = (nta < rx_ring->count) ? nta : 0;
  648. /* transfer page from old buffer to new buffer */
  649. new_buff->page = old_buff->page;
  650. new_buff->dma = old_buff->dma;
  651. new_buff->page_offset = old_buff->page_offset;
  652. new_buff->pagecnt_bias = old_buff->pagecnt_bias;
  653. }
  654. static inline bool ixgbevf_page_is_reserved(struct page *page)
  655. {
  656. return (page_to_nid(page) != numa_mem_id()) || page_is_pfmemalloc(page);
  657. }
  658. static bool ixgbevf_can_reuse_rx_page(struct ixgbevf_rx_buffer *rx_buffer)
  659. {
  660. unsigned int pagecnt_bias = rx_buffer->pagecnt_bias;
  661. struct page *page = rx_buffer->page;
  662. /* avoid re-using remote pages */
  663. if (unlikely(ixgbevf_page_is_reserved(page)))
  664. return false;
  665. #if (PAGE_SIZE < 8192)
  666. /* if we are only owner of page we can reuse it */
  667. if (unlikely((page_ref_count(page) - pagecnt_bias) > 1))
  668. return false;
  669. #else
  670. #define IXGBEVF_LAST_OFFSET \
  671. (SKB_WITH_OVERHEAD(PAGE_SIZE) - IXGBEVF_RXBUFFER_2048)
  672. if (rx_buffer->page_offset > IXGBEVF_LAST_OFFSET)
  673. return false;
  674. #endif
  675. /* If we have drained the page fragment pool we need to update
  676. * the pagecnt_bias and page count so that we fully restock the
  677. * number of references the driver holds.
  678. */
  679. if (unlikely(!pagecnt_bias)) {
  680. page_ref_add(page, USHRT_MAX);
  681. rx_buffer->pagecnt_bias = USHRT_MAX;
  682. }
  683. return true;
  684. }
  685. /**
  686. * ixgbevf_add_rx_frag - Add contents of Rx buffer to sk_buff
  687. * @rx_ring: rx descriptor ring to transact packets on
  688. * @rx_buffer: buffer containing page to add
  689. * @skb: sk_buff to place the data into
  690. * @size: size of buffer to be added
  691. *
  692. * This function will add the data contained in rx_buffer->page to the skb.
  693. **/
  694. static void ixgbevf_add_rx_frag(struct ixgbevf_ring *rx_ring,
  695. struct ixgbevf_rx_buffer *rx_buffer,
  696. struct sk_buff *skb,
  697. unsigned int size)
  698. {
  699. #if (PAGE_SIZE < 8192)
  700. unsigned int truesize = ixgbevf_rx_pg_size(rx_ring) / 2;
  701. #else
  702. unsigned int truesize = ring_uses_build_skb(rx_ring) ?
  703. SKB_DATA_ALIGN(IXGBEVF_SKB_PAD + size) :
  704. SKB_DATA_ALIGN(size);
  705. #endif
  706. skb_add_rx_frag(skb, skb_shinfo(skb)->nr_frags, rx_buffer->page,
  707. rx_buffer->page_offset, size, truesize);
  708. #if (PAGE_SIZE < 8192)
  709. rx_buffer->page_offset ^= truesize;
  710. #else
  711. rx_buffer->page_offset += truesize;
  712. #endif
  713. }
  714. static
  715. struct sk_buff *ixgbevf_construct_skb(struct ixgbevf_ring *rx_ring,
  716. struct ixgbevf_rx_buffer *rx_buffer,
  717. struct xdp_buff *xdp,
  718. union ixgbe_adv_rx_desc *rx_desc)
  719. {
  720. unsigned int size = xdp->data_end - xdp->data;
  721. #if (PAGE_SIZE < 8192)
  722. unsigned int truesize = ixgbevf_rx_pg_size(rx_ring) / 2;
  723. #else
  724. unsigned int truesize = SKB_DATA_ALIGN(xdp->data_end -
  725. xdp->data_hard_start);
  726. #endif
  727. unsigned int headlen;
  728. struct sk_buff *skb;
  729. /* prefetch first cache line of first page */
  730. prefetch(xdp->data);
  731. #if L1_CACHE_BYTES < 128
  732. prefetch(xdp->data + L1_CACHE_BYTES);
  733. #endif
  734. /* Note, we get here by enabling legacy-rx via:
  735. *
  736. * ethtool --set-priv-flags <dev> legacy-rx on
  737. *
  738. * In this mode, we currently get 0 extra XDP headroom as
  739. * opposed to having legacy-rx off, where we process XDP
  740. * packets going to stack via ixgbevf_build_skb().
  741. *
  742. * For ixgbevf_construct_skb() mode it means that the
  743. * xdp->data_meta will always point to xdp->data, since
  744. * the helper cannot expand the head. Should this ever
  745. * changed in future for legacy-rx mode on, then lets also
  746. * add xdp->data_meta handling here.
  747. */
  748. /* allocate a skb to store the frags */
  749. skb = napi_alloc_skb(&rx_ring->q_vector->napi, IXGBEVF_RX_HDR_SIZE);
  750. if (unlikely(!skb))
  751. return NULL;
  752. /* Determine available headroom for copy */
  753. headlen = size;
  754. if (headlen > IXGBEVF_RX_HDR_SIZE)
  755. headlen = eth_get_headlen(xdp->data, IXGBEVF_RX_HDR_SIZE);
  756. /* align pull length to size of long to optimize memcpy performance */
  757. memcpy(__skb_put(skb, headlen), xdp->data,
  758. ALIGN(headlen, sizeof(long)));
  759. /* update all of the pointers */
  760. size -= headlen;
  761. if (size) {
  762. skb_add_rx_frag(skb, 0, rx_buffer->page,
  763. (xdp->data + headlen) -
  764. page_address(rx_buffer->page),
  765. size, truesize);
  766. #if (PAGE_SIZE < 8192)
  767. rx_buffer->page_offset ^= truesize;
  768. #else
  769. rx_buffer->page_offset += truesize;
  770. #endif
  771. } else {
  772. rx_buffer->pagecnt_bias++;
  773. }
  774. return skb;
  775. }
  776. static inline void ixgbevf_irq_enable_queues(struct ixgbevf_adapter *adapter,
  777. u32 qmask)
  778. {
  779. struct ixgbe_hw *hw = &adapter->hw;
  780. IXGBE_WRITE_REG(hw, IXGBE_VTEIMS, qmask);
  781. }
  782. static struct sk_buff *ixgbevf_build_skb(struct ixgbevf_ring *rx_ring,
  783. struct ixgbevf_rx_buffer *rx_buffer,
  784. struct xdp_buff *xdp,
  785. union ixgbe_adv_rx_desc *rx_desc)
  786. {
  787. unsigned int metasize = xdp->data - xdp->data_meta;
  788. #if (PAGE_SIZE < 8192)
  789. unsigned int truesize = ixgbevf_rx_pg_size(rx_ring) / 2;
  790. #else
  791. unsigned int truesize = SKB_DATA_ALIGN(sizeof(struct skb_shared_info)) +
  792. SKB_DATA_ALIGN(xdp->data_end -
  793. xdp->data_hard_start);
  794. #endif
  795. struct sk_buff *skb;
  796. /* Prefetch first cache line of first page. If xdp->data_meta
  797. * is unused, this points to xdp->data, otherwise, we likely
  798. * have a consumer accessing first few bytes of meta data,
  799. * and then actual data.
  800. */
  801. prefetch(xdp->data_meta);
  802. #if L1_CACHE_BYTES < 128
  803. prefetch(xdp->data_meta + L1_CACHE_BYTES);
  804. #endif
  805. /* build an skb around the page buffer */
  806. skb = build_skb(xdp->data_hard_start, truesize);
  807. if (unlikely(!skb))
  808. return NULL;
  809. /* update pointers within the skb to store the data */
  810. skb_reserve(skb, xdp->data - xdp->data_hard_start);
  811. __skb_put(skb, xdp->data_end - xdp->data);
  812. if (metasize)
  813. skb_metadata_set(skb, metasize);
  814. /* update buffer offset */
  815. #if (PAGE_SIZE < 8192)
  816. rx_buffer->page_offset ^= truesize;
  817. #else
  818. rx_buffer->page_offset += truesize;
  819. #endif
  820. return skb;
  821. }
  822. #define IXGBEVF_XDP_PASS 0
  823. #define IXGBEVF_XDP_CONSUMED 1
  824. #define IXGBEVF_XDP_TX 2
  825. static int ixgbevf_xmit_xdp_ring(struct ixgbevf_ring *ring,
  826. struct xdp_buff *xdp)
  827. {
  828. struct ixgbevf_tx_buffer *tx_buffer;
  829. union ixgbe_adv_tx_desc *tx_desc;
  830. u32 len, cmd_type;
  831. dma_addr_t dma;
  832. u16 i;
  833. len = xdp->data_end - xdp->data;
  834. if (unlikely(!ixgbevf_desc_unused(ring)))
  835. return IXGBEVF_XDP_CONSUMED;
  836. dma = dma_map_single(ring->dev, xdp->data, len, DMA_TO_DEVICE);
  837. if (dma_mapping_error(ring->dev, dma))
  838. return IXGBEVF_XDP_CONSUMED;
  839. /* record the location of the first descriptor for this packet */
  840. i = ring->next_to_use;
  841. tx_buffer = &ring->tx_buffer_info[i];
  842. dma_unmap_len_set(tx_buffer, len, len);
  843. dma_unmap_addr_set(tx_buffer, dma, dma);
  844. tx_buffer->data = xdp->data;
  845. tx_buffer->bytecount = len;
  846. tx_buffer->gso_segs = 1;
  847. tx_buffer->protocol = 0;
  848. /* Populate minimal context descriptor that will provide for the
  849. * fact that we are expected to process Ethernet frames.
  850. */
  851. if (!test_bit(__IXGBEVF_TX_XDP_RING_PRIMED, &ring->state)) {
  852. struct ixgbe_adv_tx_context_desc *context_desc;
  853. set_bit(__IXGBEVF_TX_XDP_RING_PRIMED, &ring->state);
  854. context_desc = IXGBEVF_TX_CTXTDESC(ring, 0);
  855. context_desc->vlan_macip_lens =
  856. cpu_to_le32(ETH_HLEN << IXGBE_ADVTXD_MACLEN_SHIFT);
  857. context_desc->seqnum_seed = 0;
  858. context_desc->type_tucmd_mlhl =
  859. cpu_to_le32(IXGBE_TXD_CMD_DEXT |
  860. IXGBE_ADVTXD_DTYP_CTXT);
  861. context_desc->mss_l4len_idx = 0;
  862. i = 1;
  863. }
  864. /* put descriptor type bits */
  865. cmd_type = IXGBE_ADVTXD_DTYP_DATA |
  866. IXGBE_ADVTXD_DCMD_DEXT |
  867. IXGBE_ADVTXD_DCMD_IFCS;
  868. cmd_type |= len | IXGBE_TXD_CMD;
  869. tx_desc = IXGBEVF_TX_DESC(ring, i);
  870. tx_desc->read.buffer_addr = cpu_to_le64(dma);
  871. tx_desc->read.cmd_type_len = cpu_to_le32(cmd_type);
  872. tx_desc->read.olinfo_status =
  873. cpu_to_le32((len << IXGBE_ADVTXD_PAYLEN_SHIFT) |
  874. IXGBE_ADVTXD_CC);
  875. /* Avoid any potential race with cleanup */
  876. smp_wmb();
  877. /* set next_to_watch value indicating a packet is present */
  878. i++;
  879. if (i == ring->count)
  880. i = 0;
  881. tx_buffer->next_to_watch = tx_desc;
  882. ring->next_to_use = i;
  883. return IXGBEVF_XDP_TX;
  884. }
  885. static struct sk_buff *ixgbevf_run_xdp(struct ixgbevf_adapter *adapter,
  886. struct ixgbevf_ring *rx_ring,
  887. struct xdp_buff *xdp)
  888. {
  889. int result = IXGBEVF_XDP_PASS;
  890. struct ixgbevf_ring *xdp_ring;
  891. struct bpf_prog *xdp_prog;
  892. u32 act;
  893. rcu_read_lock();
  894. xdp_prog = READ_ONCE(rx_ring->xdp_prog);
  895. if (!xdp_prog)
  896. goto xdp_out;
  897. act = bpf_prog_run_xdp(xdp_prog, xdp);
  898. switch (act) {
  899. case XDP_PASS:
  900. break;
  901. case XDP_TX:
  902. xdp_ring = adapter->xdp_ring[rx_ring->queue_index];
  903. result = ixgbevf_xmit_xdp_ring(xdp_ring, xdp);
  904. break;
  905. default:
  906. bpf_warn_invalid_xdp_action(act);
  907. /* fallthrough */
  908. case XDP_ABORTED:
  909. trace_xdp_exception(rx_ring->netdev, xdp_prog, act);
  910. /* fallthrough -- handle aborts by dropping packet */
  911. case XDP_DROP:
  912. result = IXGBEVF_XDP_CONSUMED;
  913. break;
  914. }
  915. xdp_out:
  916. rcu_read_unlock();
  917. return ERR_PTR(-result);
  918. }
  919. static void ixgbevf_rx_buffer_flip(struct ixgbevf_ring *rx_ring,
  920. struct ixgbevf_rx_buffer *rx_buffer,
  921. unsigned int size)
  922. {
  923. #if (PAGE_SIZE < 8192)
  924. unsigned int truesize = ixgbevf_rx_pg_size(rx_ring) / 2;
  925. rx_buffer->page_offset ^= truesize;
  926. #else
  927. unsigned int truesize = ring_uses_build_skb(rx_ring) ?
  928. SKB_DATA_ALIGN(IXGBEVF_SKB_PAD + size) :
  929. SKB_DATA_ALIGN(size);
  930. rx_buffer->page_offset += truesize;
  931. #endif
  932. }
  933. static int ixgbevf_clean_rx_irq(struct ixgbevf_q_vector *q_vector,
  934. struct ixgbevf_ring *rx_ring,
  935. int budget)
  936. {
  937. unsigned int total_rx_bytes = 0, total_rx_packets = 0;
  938. struct ixgbevf_adapter *adapter = q_vector->adapter;
  939. u16 cleaned_count = ixgbevf_desc_unused(rx_ring);
  940. struct sk_buff *skb = rx_ring->skb;
  941. bool xdp_xmit = false;
  942. struct xdp_buff xdp;
  943. xdp.rxq = &rx_ring->xdp_rxq;
  944. while (likely(total_rx_packets < budget)) {
  945. struct ixgbevf_rx_buffer *rx_buffer;
  946. union ixgbe_adv_rx_desc *rx_desc;
  947. unsigned int size;
  948. /* return some buffers to hardware, one at a time is too slow */
  949. if (cleaned_count >= IXGBEVF_RX_BUFFER_WRITE) {
  950. ixgbevf_alloc_rx_buffers(rx_ring, cleaned_count);
  951. cleaned_count = 0;
  952. }
  953. rx_desc = IXGBEVF_RX_DESC(rx_ring, rx_ring->next_to_clean);
  954. size = le16_to_cpu(rx_desc->wb.upper.length);
  955. if (!size)
  956. break;
  957. /* This memory barrier is needed to keep us from reading
  958. * any other fields out of the rx_desc until we know the
  959. * RXD_STAT_DD bit is set
  960. */
  961. rmb();
  962. rx_buffer = ixgbevf_get_rx_buffer(rx_ring, size);
  963. /* retrieve a buffer from the ring */
  964. if (!skb) {
  965. xdp.data = page_address(rx_buffer->page) +
  966. rx_buffer->page_offset;
  967. xdp.data_meta = xdp.data;
  968. xdp.data_hard_start = xdp.data -
  969. ixgbevf_rx_offset(rx_ring);
  970. xdp.data_end = xdp.data + size;
  971. skb = ixgbevf_run_xdp(adapter, rx_ring, &xdp);
  972. }
  973. if (IS_ERR(skb)) {
  974. if (PTR_ERR(skb) == -IXGBEVF_XDP_TX) {
  975. xdp_xmit = true;
  976. ixgbevf_rx_buffer_flip(rx_ring, rx_buffer,
  977. size);
  978. } else {
  979. rx_buffer->pagecnt_bias++;
  980. }
  981. total_rx_packets++;
  982. total_rx_bytes += size;
  983. } else if (skb) {
  984. ixgbevf_add_rx_frag(rx_ring, rx_buffer, skb, size);
  985. } else if (ring_uses_build_skb(rx_ring)) {
  986. skb = ixgbevf_build_skb(rx_ring, rx_buffer,
  987. &xdp, rx_desc);
  988. } else {
  989. skb = ixgbevf_construct_skb(rx_ring, rx_buffer,
  990. &xdp, rx_desc);
  991. }
  992. /* exit if we failed to retrieve a buffer */
  993. if (!skb) {
  994. rx_ring->rx_stats.alloc_rx_buff_failed++;
  995. rx_buffer->pagecnt_bias++;
  996. break;
  997. }
  998. ixgbevf_put_rx_buffer(rx_ring, rx_buffer, skb);
  999. cleaned_count++;
  1000. /* fetch next buffer in frame if non-eop */
  1001. if (ixgbevf_is_non_eop(rx_ring, rx_desc))
  1002. continue;
  1003. /* verify the packet layout is correct */
  1004. if (ixgbevf_cleanup_headers(rx_ring, rx_desc, skb)) {
  1005. skb = NULL;
  1006. continue;
  1007. }
  1008. /* probably a little skewed due to removing CRC */
  1009. total_rx_bytes += skb->len;
  1010. /* Workaround hardware that can't do proper VEPA multicast
  1011. * source pruning.
  1012. */
  1013. if ((skb->pkt_type == PACKET_BROADCAST ||
  1014. skb->pkt_type == PACKET_MULTICAST) &&
  1015. ether_addr_equal(rx_ring->netdev->dev_addr,
  1016. eth_hdr(skb)->h_source)) {
  1017. dev_kfree_skb_irq(skb);
  1018. continue;
  1019. }
  1020. /* populate checksum, VLAN, and protocol */
  1021. ixgbevf_process_skb_fields(rx_ring, rx_desc, skb);
  1022. ixgbevf_rx_skb(q_vector, skb);
  1023. /* reset skb pointer */
  1024. skb = NULL;
  1025. /* update budget accounting */
  1026. total_rx_packets++;
  1027. }
  1028. /* place incomplete frames back on ring for completion */
  1029. rx_ring->skb = skb;
  1030. if (xdp_xmit) {
  1031. struct ixgbevf_ring *xdp_ring =
  1032. adapter->xdp_ring[rx_ring->queue_index];
  1033. /* Force memory writes to complete before letting h/w
  1034. * know there are new descriptors to fetch.
  1035. */
  1036. wmb();
  1037. ixgbevf_write_tail(xdp_ring, xdp_ring->next_to_use);
  1038. }
  1039. u64_stats_update_begin(&rx_ring->syncp);
  1040. rx_ring->stats.packets += total_rx_packets;
  1041. rx_ring->stats.bytes += total_rx_bytes;
  1042. u64_stats_update_end(&rx_ring->syncp);
  1043. q_vector->rx.total_packets += total_rx_packets;
  1044. q_vector->rx.total_bytes += total_rx_bytes;
  1045. return total_rx_packets;
  1046. }
  1047. /**
  1048. * ixgbevf_poll - NAPI polling calback
  1049. * @napi: napi struct with our devices info in it
  1050. * @budget: amount of work driver is allowed to do this pass, in packets
  1051. *
  1052. * This function will clean more than one or more rings associated with a
  1053. * q_vector.
  1054. **/
  1055. static int ixgbevf_poll(struct napi_struct *napi, int budget)
  1056. {
  1057. struct ixgbevf_q_vector *q_vector =
  1058. container_of(napi, struct ixgbevf_q_vector, napi);
  1059. struct ixgbevf_adapter *adapter = q_vector->adapter;
  1060. struct ixgbevf_ring *ring;
  1061. int per_ring_budget, work_done = 0;
  1062. bool clean_complete = true;
  1063. ixgbevf_for_each_ring(ring, q_vector->tx) {
  1064. if (!ixgbevf_clean_tx_irq(q_vector, ring, budget))
  1065. clean_complete = false;
  1066. }
  1067. if (budget <= 0)
  1068. return budget;
  1069. /* attempt to distribute budget to each queue fairly, but don't allow
  1070. * the budget to go below 1 because we'll exit polling
  1071. */
  1072. if (q_vector->rx.count > 1)
  1073. per_ring_budget = max(budget/q_vector->rx.count, 1);
  1074. else
  1075. per_ring_budget = budget;
  1076. ixgbevf_for_each_ring(ring, q_vector->rx) {
  1077. int cleaned = ixgbevf_clean_rx_irq(q_vector, ring,
  1078. per_ring_budget);
  1079. work_done += cleaned;
  1080. if (cleaned >= per_ring_budget)
  1081. clean_complete = false;
  1082. }
  1083. /* If all work not completed, return budget and keep polling */
  1084. if (!clean_complete)
  1085. return budget;
  1086. /* all work done, exit the polling mode */
  1087. napi_complete_done(napi, work_done);
  1088. if (adapter->rx_itr_setting == 1)
  1089. ixgbevf_set_itr(q_vector);
  1090. if (!test_bit(__IXGBEVF_DOWN, &adapter->state) &&
  1091. !test_bit(__IXGBEVF_REMOVING, &adapter->state))
  1092. ixgbevf_irq_enable_queues(adapter,
  1093. BIT(q_vector->v_idx));
  1094. return 0;
  1095. }
  1096. /**
  1097. * ixgbevf_write_eitr - write VTEITR register in hardware specific way
  1098. * @q_vector: structure containing interrupt and ring information
  1099. **/
  1100. void ixgbevf_write_eitr(struct ixgbevf_q_vector *q_vector)
  1101. {
  1102. struct ixgbevf_adapter *adapter = q_vector->adapter;
  1103. struct ixgbe_hw *hw = &adapter->hw;
  1104. int v_idx = q_vector->v_idx;
  1105. u32 itr_reg = q_vector->itr & IXGBE_MAX_EITR;
  1106. /* set the WDIS bit to not clear the timer bits and cause an
  1107. * immediate assertion of the interrupt
  1108. */
  1109. itr_reg |= IXGBE_EITR_CNT_WDIS;
  1110. IXGBE_WRITE_REG(hw, IXGBE_VTEITR(v_idx), itr_reg);
  1111. }
  1112. /**
  1113. * ixgbevf_configure_msix - Configure MSI-X hardware
  1114. * @adapter: board private structure
  1115. *
  1116. * ixgbevf_configure_msix sets up the hardware to properly generate MSI-X
  1117. * interrupts.
  1118. **/
  1119. static void ixgbevf_configure_msix(struct ixgbevf_adapter *adapter)
  1120. {
  1121. struct ixgbevf_q_vector *q_vector;
  1122. int q_vectors, v_idx;
  1123. q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
  1124. adapter->eims_enable_mask = 0;
  1125. /* Populate the IVAR table and set the ITR values to the
  1126. * corresponding register.
  1127. */
  1128. for (v_idx = 0; v_idx < q_vectors; v_idx++) {
  1129. struct ixgbevf_ring *ring;
  1130. q_vector = adapter->q_vector[v_idx];
  1131. ixgbevf_for_each_ring(ring, q_vector->rx)
  1132. ixgbevf_set_ivar(adapter, 0, ring->reg_idx, v_idx);
  1133. ixgbevf_for_each_ring(ring, q_vector->tx)
  1134. ixgbevf_set_ivar(adapter, 1, ring->reg_idx, v_idx);
  1135. if (q_vector->tx.ring && !q_vector->rx.ring) {
  1136. /* Tx only vector */
  1137. if (adapter->tx_itr_setting == 1)
  1138. q_vector->itr = IXGBE_12K_ITR;
  1139. else
  1140. q_vector->itr = adapter->tx_itr_setting;
  1141. } else {
  1142. /* Rx or Rx/Tx vector */
  1143. if (adapter->rx_itr_setting == 1)
  1144. q_vector->itr = IXGBE_20K_ITR;
  1145. else
  1146. q_vector->itr = adapter->rx_itr_setting;
  1147. }
  1148. /* add q_vector eims value to global eims_enable_mask */
  1149. adapter->eims_enable_mask |= BIT(v_idx);
  1150. ixgbevf_write_eitr(q_vector);
  1151. }
  1152. ixgbevf_set_ivar(adapter, -1, 1, v_idx);
  1153. /* setup eims_other and add value to global eims_enable_mask */
  1154. adapter->eims_other = BIT(v_idx);
  1155. adapter->eims_enable_mask |= adapter->eims_other;
  1156. }
  1157. enum latency_range {
  1158. lowest_latency = 0,
  1159. low_latency = 1,
  1160. bulk_latency = 2,
  1161. latency_invalid = 255
  1162. };
  1163. /**
  1164. * ixgbevf_update_itr - update the dynamic ITR value based on statistics
  1165. * @q_vector: structure containing interrupt and ring information
  1166. * @ring_container: structure containing ring performance data
  1167. *
  1168. * Stores a new ITR value based on packets and byte
  1169. * counts during the last interrupt. The advantage of per interrupt
  1170. * computation is faster updates and more accurate ITR for the current
  1171. * traffic pattern. Constants in this function were computed
  1172. * based on theoretical maximum wire speed and thresholds were set based
  1173. * on testing data as well as attempting to minimize response time
  1174. * while increasing bulk throughput.
  1175. **/
  1176. static void ixgbevf_update_itr(struct ixgbevf_q_vector *q_vector,
  1177. struct ixgbevf_ring_container *ring_container)
  1178. {
  1179. int bytes = ring_container->total_bytes;
  1180. int packets = ring_container->total_packets;
  1181. u32 timepassed_us;
  1182. u64 bytes_perint;
  1183. u8 itr_setting = ring_container->itr;
  1184. if (packets == 0)
  1185. return;
  1186. /* simple throttle rate management
  1187. * 0-20MB/s lowest (100000 ints/s)
  1188. * 20-100MB/s low (20000 ints/s)
  1189. * 100-1249MB/s bulk (12000 ints/s)
  1190. */
  1191. /* what was last interrupt timeslice? */
  1192. timepassed_us = q_vector->itr >> 2;
  1193. bytes_perint = bytes / timepassed_us; /* bytes/usec */
  1194. switch (itr_setting) {
  1195. case lowest_latency:
  1196. if (bytes_perint > 10)
  1197. itr_setting = low_latency;
  1198. break;
  1199. case low_latency:
  1200. if (bytes_perint > 20)
  1201. itr_setting = bulk_latency;
  1202. else if (bytes_perint <= 10)
  1203. itr_setting = lowest_latency;
  1204. break;
  1205. case bulk_latency:
  1206. if (bytes_perint <= 20)
  1207. itr_setting = low_latency;
  1208. break;
  1209. }
  1210. /* clear work counters since we have the values we need */
  1211. ring_container->total_bytes = 0;
  1212. ring_container->total_packets = 0;
  1213. /* write updated itr to ring container */
  1214. ring_container->itr = itr_setting;
  1215. }
  1216. static void ixgbevf_set_itr(struct ixgbevf_q_vector *q_vector)
  1217. {
  1218. u32 new_itr = q_vector->itr;
  1219. u8 current_itr;
  1220. ixgbevf_update_itr(q_vector, &q_vector->tx);
  1221. ixgbevf_update_itr(q_vector, &q_vector->rx);
  1222. current_itr = max(q_vector->rx.itr, q_vector->tx.itr);
  1223. switch (current_itr) {
  1224. /* counts and packets in update_itr are dependent on these numbers */
  1225. case lowest_latency:
  1226. new_itr = IXGBE_100K_ITR;
  1227. break;
  1228. case low_latency:
  1229. new_itr = IXGBE_20K_ITR;
  1230. break;
  1231. case bulk_latency:
  1232. new_itr = IXGBE_12K_ITR;
  1233. break;
  1234. default:
  1235. break;
  1236. }
  1237. if (new_itr != q_vector->itr) {
  1238. /* do an exponential smoothing */
  1239. new_itr = (10 * new_itr * q_vector->itr) /
  1240. ((9 * new_itr) + q_vector->itr);
  1241. /* save the algorithm value here */
  1242. q_vector->itr = new_itr;
  1243. ixgbevf_write_eitr(q_vector);
  1244. }
  1245. }
  1246. static irqreturn_t ixgbevf_msix_other(int irq, void *data)
  1247. {
  1248. struct ixgbevf_adapter *adapter = data;
  1249. struct ixgbe_hw *hw = &adapter->hw;
  1250. hw->mac.get_link_status = 1;
  1251. ixgbevf_service_event_schedule(adapter);
  1252. IXGBE_WRITE_REG(hw, IXGBE_VTEIMS, adapter->eims_other);
  1253. return IRQ_HANDLED;
  1254. }
  1255. /**
  1256. * ixgbevf_msix_clean_rings - single unshared vector rx clean (all queues)
  1257. * @irq: unused
  1258. * @data: pointer to our q_vector struct for this interrupt vector
  1259. **/
  1260. static irqreturn_t ixgbevf_msix_clean_rings(int irq, void *data)
  1261. {
  1262. struct ixgbevf_q_vector *q_vector = data;
  1263. /* EIAM disabled interrupts (on this vector) for us */
  1264. if (q_vector->rx.ring || q_vector->tx.ring)
  1265. napi_schedule_irqoff(&q_vector->napi);
  1266. return IRQ_HANDLED;
  1267. }
  1268. /**
  1269. * ixgbevf_request_msix_irqs - Initialize MSI-X interrupts
  1270. * @adapter: board private structure
  1271. *
  1272. * ixgbevf_request_msix_irqs allocates MSI-X vectors and requests
  1273. * interrupts from the kernel.
  1274. **/
  1275. static int ixgbevf_request_msix_irqs(struct ixgbevf_adapter *adapter)
  1276. {
  1277. struct net_device *netdev = adapter->netdev;
  1278. int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
  1279. unsigned int ri = 0, ti = 0;
  1280. int vector, err;
  1281. for (vector = 0; vector < q_vectors; vector++) {
  1282. struct ixgbevf_q_vector *q_vector = adapter->q_vector[vector];
  1283. struct msix_entry *entry = &adapter->msix_entries[vector];
  1284. if (q_vector->tx.ring && q_vector->rx.ring) {
  1285. snprintf(q_vector->name, sizeof(q_vector->name),
  1286. "%s-TxRx-%u", netdev->name, ri++);
  1287. ti++;
  1288. } else if (q_vector->rx.ring) {
  1289. snprintf(q_vector->name, sizeof(q_vector->name),
  1290. "%s-rx-%u", netdev->name, ri++);
  1291. } else if (q_vector->tx.ring) {
  1292. snprintf(q_vector->name, sizeof(q_vector->name),
  1293. "%s-tx-%u", netdev->name, ti++);
  1294. } else {
  1295. /* skip this unused q_vector */
  1296. continue;
  1297. }
  1298. err = request_irq(entry->vector, &ixgbevf_msix_clean_rings, 0,
  1299. q_vector->name, q_vector);
  1300. if (err) {
  1301. hw_dbg(&adapter->hw,
  1302. "request_irq failed for MSIX interrupt Error: %d\n",
  1303. err);
  1304. goto free_queue_irqs;
  1305. }
  1306. }
  1307. err = request_irq(adapter->msix_entries[vector].vector,
  1308. &ixgbevf_msix_other, 0, netdev->name, adapter);
  1309. if (err) {
  1310. hw_dbg(&adapter->hw, "request_irq for msix_other failed: %d\n",
  1311. err);
  1312. goto free_queue_irqs;
  1313. }
  1314. return 0;
  1315. free_queue_irqs:
  1316. while (vector) {
  1317. vector--;
  1318. free_irq(adapter->msix_entries[vector].vector,
  1319. adapter->q_vector[vector]);
  1320. }
  1321. /* This failure is non-recoverable - it indicates the system is
  1322. * out of MSIX vector resources and the VF driver cannot run
  1323. * without them. Set the number of msix vectors to zero
  1324. * indicating that not enough can be allocated. The error
  1325. * will be returned to the user indicating device open failed.
  1326. * Any further attempts to force the driver to open will also
  1327. * fail. The only way to recover is to unload the driver and
  1328. * reload it again. If the system has recovered some MSIX
  1329. * vectors then it may succeed.
  1330. */
  1331. adapter->num_msix_vectors = 0;
  1332. return err;
  1333. }
  1334. /**
  1335. * ixgbevf_request_irq - initialize interrupts
  1336. * @adapter: board private structure
  1337. *
  1338. * Attempts to configure interrupts using the best available
  1339. * capabilities of the hardware and kernel.
  1340. **/
  1341. static int ixgbevf_request_irq(struct ixgbevf_adapter *adapter)
  1342. {
  1343. int err = ixgbevf_request_msix_irqs(adapter);
  1344. if (err)
  1345. hw_dbg(&adapter->hw, "request_irq failed, Error %d\n", err);
  1346. return err;
  1347. }
  1348. static void ixgbevf_free_irq(struct ixgbevf_adapter *adapter)
  1349. {
  1350. int i, q_vectors;
  1351. if (!adapter->msix_entries)
  1352. return;
  1353. q_vectors = adapter->num_msix_vectors;
  1354. i = q_vectors - 1;
  1355. free_irq(adapter->msix_entries[i].vector, adapter);
  1356. i--;
  1357. for (; i >= 0; i--) {
  1358. /* free only the irqs that were actually requested */
  1359. if (!adapter->q_vector[i]->rx.ring &&
  1360. !adapter->q_vector[i]->tx.ring)
  1361. continue;
  1362. free_irq(adapter->msix_entries[i].vector,
  1363. adapter->q_vector[i]);
  1364. }
  1365. }
  1366. /**
  1367. * ixgbevf_irq_disable - Mask off interrupt generation on the NIC
  1368. * @adapter: board private structure
  1369. **/
  1370. static inline void ixgbevf_irq_disable(struct ixgbevf_adapter *adapter)
  1371. {
  1372. struct ixgbe_hw *hw = &adapter->hw;
  1373. int i;
  1374. IXGBE_WRITE_REG(hw, IXGBE_VTEIAM, 0);
  1375. IXGBE_WRITE_REG(hw, IXGBE_VTEIMC, ~0);
  1376. IXGBE_WRITE_REG(hw, IXGBE_VTEIAC, 0);
  1377. IXGBE_WRITE_FLUSH(hw);
  1378. for (i = 0; i < adapter->num_msix_vectors; i++)
  1379. synchronize_irq(adapter->msix_entries[i].vector);
  1380. }
  1381. /**
  1382. * ixgbevf_irq_enable - Enable default interrupt generation settings
  1383. * @adapter: board private structure
  1384. **/
  1385. static inline void ixgbevf_irq_enable(struct ixgbevf_adapter *adapter)
  1386. {
  1387. struct ixgbe_hw *hw = &adapter->hw;
  1388. IXGBE_WRITE_REG(hw, IXGBE_VTEIAM, adapter->eims_enable_mask);
  1389. IXGBE_WRITE_REG(hw, IXGBE_VTEIAC, adapter->eims_enable_mask);
  1390. IXGBE_WRITE_REG(hw, IXGBE_VTEIMS, adapter->eims_enable_mask);
  1391. }
  1392. /**
  1393. * ixgbevf_configure_tx_ring - Configure 82599 VF Tx ring after Reset
  1394. * @adapter: board private structure
  1395. * @ring: structure containing ring specific data
  1396. *
  1397. * Configure the Tx descriptor ring after a reset.
  1398. **/
  1399. static void ixgbevf_configure_tx_ring(struct ixgbevf_adapter *adapter,
  1400. struct ixgbevf_ring *ring)
  1401. {
  1402. struct ixgbe_hw *hw = &adapter->hw;
  1403. u64 tdba = ring->dma;
  1404. int wait_loop = 10;
  1405. u32 txdctl = IXGBE_TXDCTL_ENABLE;
  1406. u8 reg_idx = ring->reg_idx;
  1407. /* disable queue to avoid issues while updating state */
  1408. IXGBE_WRITE_REG(hw, IXGBE_VFTXDCTL(reg_idx), IXGBE_TXDCTL_SWFLSH);
  1409. IXGBE_WRITE_FLUSH(hw);
  1410. IXGBE_WRITE_REG(hw, IXGBE_VFTDBAL(reg_idx), tdba & DMA_BIT_MASK(32));
  1411. IXGBE_WRITE_REG(hw, IXGBE_VFTDBAH(reg_idx), tdba >> 32);
  1412. IXGBE_WRITE_REG(hw, IXGBE_VFTDLEN(reg_idx),
  1413. ring->count * sizeof(union ixgbe_adv_tx_desc));
  1414. /* disable head writeback */
  1415. IXGBE_WRITE_REG(hw, IXGBE_VFTDWBAH(reg_idx), 0);
  1416. IXGBE_WRITE_REG(hw, IXGBE_VFTDWBAL(reg_idx), 0);
  1417. /* enable relaxed ordering */
  1418. IXGBE_WRITE_REG(hw, IXGBE_VFDCA_TXCTRL(reg_idx),
  1419. (IXGBE_DCA_TXCTRL_DESC_RRO_EN |
  1420. IXGBE_DCA_TXCTRL_DATA_RRO_EN));
  1421. /* reset head and tail pointers */
  1422. IXGBE_WRITE_REG(hw, IXGBE_VFTDH(reg_idx), 0);
  1423. IXGBE_WRITE_REG(hw, IXGBE_VFTDT(reg_idx), 0);
  1424. ring->tail = adapter->io_addr + IXGBE_VFTDT(reg_idx);
  1425. /* reset ntu and ntc to place SW in sync with hardwdare */
  1426. ring->next_to_clean = 0;
  1427. ring->next_to_use = 0;
  1428. /* In order to avoid issues WTHRESH + PTHRESH should always be equal
  1429. * to or less than the number of on chip descriptors, which is
  1430. * currently 40.
  1431. */
  1432. txdctl |= (8 << 16); /* WTHRESH = 8 */
  1433. /* Setting PTHRESH to 32 both improves performance */
  1434. txdctl |= (1u << 8) | /* HTHRESH = 1 */
  1435. 32; /* PTHRESH = 32 */
  1436. /* reinitialize tx_buffer_info */
  1437. memset(ring->tx_buffer_info, 0,
  1438. sizeof(struct ixgbevf_tx_buffer) * ring->count);
  1439. clear_bit(__IXGBEVF_HANG_CHECK_ARMED, &ring->state);
  1440. clear_bit(__IXGBEVF_TX_XDP_RING_PRIMED, &ring->state);
  1441. IXGBE_WRITE_REG(hw, IXGBE_VFTXDCTL(reg_idx), txdctl);
  1442. /* poll to verify queue is enabled */
  1443. do {
  1444. usleep_range(1000, 2000);
  1445. txdctl = IXGBE_READ_REG(hw, IXGBE_VFTXDCTL(reg_idx));
  1446. } while (--wait_loop && !(txdctl & IXGBE_TXDCTL_ENABLE));
  1447. if (!wait_loop)
  1448. hw_dbg(hw, "Could not enable Tx Queue %d\n", reg_idx);
  1449. }
  1450. /**
  1451. * ixgbevf_configure_tx - Configure 82599 VF Transmit Unit after Reset
  1452. * @adapter: board private structure
  1453. *
  1454. * Configure the Tx unit of the MAC after a reset.
  1455. **/
  1456. static void ixgbevf_configure_tx(struct ixgbevf_adapter *adapter)
  1457. {
  1458. u32 i;
  1459. /* Setup the HW Tx Head and Tail descriptor pointers */
  1460. for (i = 0; i < adapter->num_tx_queues; i++)
  1461. ixgbevf_configure_tx_ring(adapter, adapter->tx_ring[i]);
  1462. for (i = 0; i < adapter->num_xdp_queues; i++)
  1463. ixgbevf_configure_tx_ring(adapter, adapter->xdp_ring[i]);
  1464. }
  1465. #define IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT 2
  1466. static void ixgbevf_configure_srrctl(struct ixgbevf_adapter *adapter,
  1467. struct ixgbevf_ring *ring, int index)
  1468. {
  1469. struct ixgbe_hw *hw = &adapter->hw;
  1470. u32 srrctl;
  1471. srrctl = IXGBE_SRRCTL_DROP_EN;
  1472. srrctl |= IXGBEVF_RX_HDR_SIZE << IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT;
  1473. if (ring_uses_large_buffer(ring))
  1474. srrctl |= IXGBEVF_RXBUFFER_3072 >> IXGBE_SRRCTL_BSIZEPKT_SHIFT;
  1475. else
  1476. srrctl |= IXGBEVF_RXBUFFER_2048 >> IXGBE_SRRCTL_BSIZEPKT_SHIFT;
  1477. srrctl |= IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF;
  1478. IXGBE_WRITE_REG(hw, IXGBE_VFSRRCTL(index), srrctl);
  1479. }
  1480. static void ixgbevf_setup_psrtype(struct ixgbevf_adapter *adapter)
  1481. {
  1482. struct ixgbe_hw *hw = &adapter->hw;
  1483. /* PSRTYPE must be initialized in 82599 */
  1484. u32 psrtype = IXGBE_PSRTYPE_TCPHDR | IXGBE_PSRTYPE_UDPHDR |
  1485. IXGBE_PSRTYPE_IPV4HDR | IXGBE_PSRTYPE_IPV6HDR |
  1486. IXGBE_PSRTYPE_L2HDR;
  1487. if (adapter->num_rx_queues > 1)
  1488. psrtype |= BIT(29);
  1489. IXGBE_WRITE_REG(hw, IXGBE_VFPSRTYPE, psrtype);
  1490. }
  1491. #define IXGBEVF_MAX_RX_DESC_POLL 10
  1492. static void ixgbevf_disable_rx_queue(struct ixgbevf_adapter *adapter,
  1493. struct ixgbevf_ring *ring)
  1494. {
  1495. struct ixgbe_hw *hw = &adapter->hw;
  1496. int wait_loop = IXGBEVF_MAX_RX_DESC_POLL;
  1497. u32 rxdctl;
  1498. u8 reg_idx = ring->reg_idx;
  1499. if (IXGBE_REMOVED(hw->hw_addr))
  1500. return;
  1501. rxdctl = IXGBE_READ_REG(hw, IXGBE_VFRXDCTL(reg_idx));
  1502. rxdctl &= ~IXGBE_RXDCTL_ENABLE;
  1503. /* write value back with RXDCTL.ENABLE bit cleared */
  1504. IXGBE_WRITE_REG(hw, IXGBE_VFRXDCTL(reg_idx), rxdctl);
  1505. /* the hardware may take up to 100us to really disable the Rx queue */
  1506. do {
  1507. udelay(10);
  1508. rxdctl = IXGBE_READ_REG(hw, IXGBE_VFRXDCTL(reg_idx));
  1509. } while (--wait_loop && (rxdctl & IXGBE_RXDCTL_ENABLE));
  1510. if (!wait_loop)
  1511. pr_err("RXDCTL.ENABLE queue %d not cleared while polling\n",
  1512. reg_idx);
  1513. }
  1514. static void ixgbevf_rx_desc_queue_enable(struct ixgbevf_adapter *adapter,
  1515. struct ixgbevf_ring *ring)
  1516. {
  1517. struct ixgbe_hw *hw = &adapter->hw;
  1518. int wait_loop = IXGBEVF_MAX_RX_DESC_POLL;
  1519. u32 rxdctl;
  1520. u8 reg_idx = ring->reg_idx;
  1521. if (IXGBE_REMOVED(hw->hw_addr))
  1522. return;
  1523. do {
  1524. usleep_range(1000, 2000);
  1525. rxdctl = IXGBE_READ_REG(hw, IXGBE_VFRXDCTL(reg_idx));
  1526. } while (--wait_loop && !(rxdctl & IXGBE_RXDCTL_ENABLE));
  1527. if (!wait_loop)
  1528. pr_err("RXDCTL.ENABLE queue %d not set while polling\n",
  1529. reg_idx);
  1530. }
  1531. /**
  1532. * ixgbevf_init_rss_key - Initialize adapter RSS key
  1533. * @adapter: device handle
  1534. *
  1535. * Allocates and initializes the RSS key if it is not allocated.
  1536. **/
  1537. static inline int ixgbevf_init_rss_key(struct ixgbevf_adapter *adapter)
  1538. {
  1539. u32 *rss_key;
  1540. if (!adapter->rss_key) {
  1541. rss_key = kzalloc(IXGBEVF_RSS_HASH_KEY_SIZE, GFP_KERNEL);
  1542. if (unlikely(!rss_key))
  1543. return -ENOMEM;
  1544. netdev_rss_key_fill(rss_key, IXGBEVF_RSS_HASH_KEY_SIZE);
  1545. adapter->rss_key = rss_key;
  1546. }
  1547. return 0;
  1548. }
  1549. static void ixgbevf_setup_vfmrqc(struct ixgbevf_adapter *adapter)
  1550. {
  1551. struct ixgbe_hw *hw = &adapter->hw;
  1552. u32 vfmrqc = 0, vfreta = 0;
  1553. u16 rss_i = adapter->num_rx_queues;
  1554. u8 i, j;
  1555. /* Fill out hash function seeds */
  1556. for (i = 0; i < IXGBEVF_VFRSSRK_REGS; i++)
  1557. IXGBE_WRITE_REG(hw, IXGBE_VFRSSRK(i), *(adapter->rss_key + i));
  1558. for (i = 0, j = 0; i < IXGBEVF_X550_VFRETA_SIZE; i++, j++) {
  1559. if (j == rss_i)
  1560. j = 0;
  1561. adapter->rss_indir_tbl[i] = j;
  1562. vfreta |= j << (i & 0x3) * 8;
  1563. if ((i & 3) == 3) {
  1564. IXGBE_WRITE_REG(hw, IXGBE_VFRETA(i >> 2), vfreta);
  1565. vfreta = 0;
  1566. }
  1567. }
  1568. /* Perform hash on these packet types */
  1569. vfmrqc |= IXGBE_VFMRQC_RSS_FIELD_IPV4 |
  1570. IXGBE_VFMRQC_RSS_FIELD_IPV4_TCP |
  1571. IXGBE_VFMRQC_RSS_FIELD_IPV6 |
  1572. IXGBE_VFMRQC_RSS_FIELD_IPV6_TCP;
  1573. vfmrqc |= IXGBE_VFMRQC_RSSEN;
  1574. IXGBE_WRITE_REG(hw, IXGBE_VFMRQC, vfmrqc);
  1575. }
  1576. static void ixgbevf_configure_rx_ring(struct ixgbevf_adapter *adapter,
  1577. struct ixgbevf_ring *ring)
  1578. {
  1579. struct ixgbe_hw *hw = &adapter->hw;
  1580. union ixgbe_adv_rx_desc *rx_desc;
  1581. u64 rdba = ring->dma;
  1582. u32 rxdctl;
  1583. u8 reg_idx = ring->reg_idx;
  1584. /* disable queue to avoid issues while updating state */
  1585. rxdctl = IXGBE_READ_REG(hw, IXGBE_VFRXDCTL(reg_idx));
  1586. ixgbevf_disable_rx_queue(adapter, ring);
  1587. IXGBE_WRITE_REG(hw, IXGBE_VFRDBAL(reg_idx), rdba & DMA_BIT_MASK(32));
  1588. IXGBE_WRITE_REG(hw, IXGBE_VFRDBAH(reg_idx), rdba >> 32);
  1589. IXGBE_WRITE_REG(hw, IXGBE_VFRDLEN(reg_idx),
  1590. ring->count * sizeof(union ixgbe_adv_rx_desc));
  1591. #ifndef CONFIG_SPARC
  1592. /* enable relaxed ordering */
  1593. IXGBE_WRITE_REG(hw, IXGBE_VFDCA_RXCTRL(reg_idx),
  1594. IXGBE_DCA_RXCTRL_DESC_RRO_EN);
  1595. #else
  1596. IXGBE_WRITE_REG(hw, IXGBE_VFDCA_RXCTRL(reg_idx),
  1597. IXGBE_DCA_RXCTRL_DESC_RRO_EN |
  1598. IXGBE_DCA_RXCTRL_DATA_WRO_EN);
  1599. #endif
  1600. /* reset head and tail pointers */
  1601. IXGBE_WRITE_REG(hw, IXGBE_VFRDH(reg_idx), 0);
  1602. IXGBE_WRITE_REG(hw, IXGBE_VFRDT(reg_idx), 0);
  1603. ring->tail = adapter->io_addr + IXGBE_VFRDT(reg_idx);
  1604. /* initialize rx_buffer_info */
  1605. memset(ring->rx_buffer_info, 0,
  1606. sizeof(struct ixgbevf_rx_buffer) * ring->count);
  1607. /* initialize Rx descriptor 0 */
  1608. rx_desc = IXGBEVF_RX_DESC(ring, 0);
  1609. rx_desc->wb.upper.length = 0;
  1610. /* reset ntu and ntc to place SW in sync with hardwdare */
  1611. ring->next_to_clean = 0;
  1612. ring->next_to_use = 0;
  1613. ring->next_to_alloc = 0;
  1614. ixgbevf_configure_srrctl(adapter, ring, reg_idx);
  1615. /* RXDCTL.RLPML does not work on 82599 */
  1616. if (adapter->hw.mac.type != ixgbe_mac_82599_vf) {
  1617. rxdctl &= ~(IXGBE_RXDCTL_RLPMLMASK |
  1618. IXGBE_RXDCTL_RLPML_EN);
  1619. #if (PAGE_SIZE < 8192)
  1620. /* Limit the maximum frame size so we don't overrun the skb */
  1621. if (ring_uses_build_skb(ring) &&
  1622. !ring_uses_large_buffer(ring))
  1623. rxdctl |= IXGBEVF_MAX_FRAME_BUILD_SKB |
  1624. IXGBE_RXDCTL_RLPML_EN;
  1625. #endif
  1626. }
  1627. rxdctl |= IXGBE_RXDCTL_ENABLE | IXGBE_RXDCTL_VME;
  1628. IXGBE_WRITE_REG(hw, IXGBE_VFRXDCTL(reg_idx), rxdctl);
  1629. ixgbevf_rx_desc_queue_enable(adapter, ring);
  1630. ixgbevf_alloc_rx_buffers(ring, ixgbevf_desc_unused(ring));
  1631. }
  1632. static void ixgbevf_set_rx_buffer_len(struct ixgbevf_adapter *adapter,
  1633. struct ixgbevf_ring *rx_ring)
  1634. {
  1635. struct net_device *netdev = adapter->netdev;
  1636. unsigned int max_frame = netdev->mtu + ETH_HLEN + ETH_FCS_LEN;
  1637. /* set build_skb and buffer size flags */
  1638. clear_ring_build_skb_enabled(rx_ring);
  1639. clear_ring_uses_large_buffer(rx_ring);
  1640. if (adapter->flags & IXGBEVF_FLAGS_LEGACY_RX)
  1641. return;
  1642. set_ring_build_skb_enabled(rx_ring);
  1643. if (PAGE_SIZE < 8192) {
  1644. if (max_frame <= IXGBEVF_MAX_FRAME_BUILD_SKB)
  1645. return;
  1646. set_ring_uses_large_buffer(rx_ring);
  1647. }
  1648. }
  1649. /**
  1650. * ixgbevf_configure_rx - Configure 82599 VF Receive Unit after Reset
  1651. * @adapter: board private structure
  1652. *
  1653. * Configure the Rx unit of the MAC after a reset.
  1654. **/
  1655. static void ixgbevf_configure_rx(struct ixgbevf_adapter *adapter)
  1656. {
  1657. struct ixgbe_hw *hw = &adapter->hw;
  1658. struct net_device *netdev = adapter->netdev;
  1659. int i, ret;
  1660. ixgbevf_setup_psrtype(adapter);
  1661. if (hw->mac.type >= ixgbe_mac_X550_vf)
  1662. ixgbevf_setup_vfmrqc(adapter);
  1663. spin_lock_bh(&adapter->mbx_lock);
  1664. /* notify the PF of our intent to use this size of frame */
  1665. ret = hw->mac.ops.set_rlpml(hw, netdev->mtu + ETH_HLEN + ETH_FCS_LEN);
  1666. spin_unlock_bh(&adapter->mbx_lock);
  1667. if (ret)
  1668. dev_err(&adapter->pdev->dev,
  1669. "Failed to set MTU at %d\n", netdev->mtu);
  1670. /* Setup the HW Rx Head and Tail Descriptor Pointers and
  1671. * the Base and Length of the Rx Descriptor Ring
  1672. */
  1673. for (i = 0; i < adapter->num_rx_queues; i++) {
  1674. struct ixgbevf_ring *rx_ring = adapter->rx_ring[i];
  1675. ixgbevf_set_rx_buffer_len(adapter, rx_ring);
  1676. ixgbevf_configure_rx_ring(adapter, rx_ring);
  1677. }
  1678. }
  1679. static int ixgbevf_vlan_rx_add_vid(struct net_device *netdev,
  1680. __be16 proto, u16 vid)
  1681. {
  1682. struct ixgbevf_adapter *adapter = netdev_priv(netdev);
  1683. struct ixgbe_hw *hw = &adapter->hw;
  1684. int err;
  1685. spin_lock_bh(&adapter->mbx_lock);
  1686. /* add VID to filter table */
  1687. err = hw->mac.ops.set_vfta(hw, vid, 0, true);
  1688. spin_unlock_bh(&adapter->mbx_lock);
  1689. /* translate error return types so error makes sense */
  1690. if (err == IXGBE_ERR_MBX)
  1691. return -EIO;
  1692. if (err == IXGBE_ERR_INVALID_ARGUMENT)
  1693. return -EACCES;
  1694. set_bit(vid, adapter->active_vlans);
  1695. return err;
  1696. }
  1697. static int ixgbevf_vlan_rx_kill_vid(struct net_device *netdev,
  1698. __be16 proto, u16 vid)
  1699. {
  1700. struct ixgbevf_adapter *adapter = netdev_priv(netdev);
  1701. struct ixgbe_hw *hw = &adapter->hw;
  1702. int err;
  1703. spin_lock_bh(&adapter->mbx_lock);
  1704. /* remove VID from filter table */
  1705. err = hw->mac.ops.set_vfta(hw, vid, 0, false);
  1706. spin_unlock_bh(&adapter->mbx_lock);
  1707. clear_bit(vid, adapter->active_vlans);
  1708. return err;
  1709. }
  1710. static void ixgbevf_restore_vlan(struct ixgbevf_adapter *adapter)
  1711. {
  1712. u16 vid;
  1713. for_each_set_bit(vid, adapter->active_vlans, VLAN_N_VID)
  1714. ixgbevf_vlan_rx_add_vid(adapter->netdev,
  1715. htons(ETH_P_8021Q), vid);
  1716. }
  1717. static int ixgbevf_write_uc_addr_list(struct net_device *netdev)
  1718. {
  1719. struct ixgbevf_adapter *adapter = netdev_priv(netdev);
  1720. struct ixgbe_hw *hw = &adapter->hw;
  1721. int count = 0;
  1722. if ((netdev_uc_count(netdev)) > 10) {
  1723. pr_err("Too many unicast filters - No Space\n");
  1724. return -ENOSPC;
  1725. }
  1726. if (!netdev_uc_empty(netdev)) {
  1727. struct netdev_hw_addr *ha;
  1728. netdev_for_each_uc_addr(ha, netdev) {
  1729. hw->mac.ops.set_uc_addr(hw, ++count, ha->addr);
  1730. udelay(200);
  1731. }
  1732. } else {
  1733. /* If the list is empty then send message to PF driver to
  1734. * clear all MAC VLANs on this VF.
  1735. */
  1736. hw->mac.ops.set_uc_addr(hw, 0, NULL);
  1737. }
  1738. return count;
  1739. }
  1740. /**
  1741. * ixgbevf_set_rx_mode - Multicast and unicast set
  1742. * @netdev: network interface device structure
  1743. *
  1744. * The set_rx_method entry point is called whenever the multicast address
  1745. * list, unicast address list or the network interface flags are updated.
  1746. * This routine is responsible for configuring the hardware for proper
  1747. * multicast mode and configuring requested unicast filters.
  1748. **/
  1749. static void ixgbevf_set_rx_mode(struct net_device *netdev)
  1750. {
  1751. struct ixgbevf_adapter *adapter = netdev_priv(netdev);
  1752. struct ixgbe_hw *hw = &adapter->hw;
  1753. unsigned int flags = netdev->flags;
  1754. int xcast_mode;
  1755. /* request the most inclusive mode we need */
  1756. if (flags & IFF_PROMISC)
  1757. xcast_mode = IXGBEVF_XCAST_MODE_PROMISC;
  1758. else if (flags & IFF_ALLMULTI)
  1759. xcast_mode = IXGBEVF_XCAST_MODE_ALLMULTI;
  1760. else if (flags & (IFF_BROADCAST | IFF_MULTICAST))
  1761. xcast_mode = IXGBEVF_XCAST_MODE_MULTI;
  1762. else
  1763. xcast_mode = IXGBEVF_XCAST_MODE_NONE;
  1764. spin_lock_bh(&adapter->mbx_lock);
  1765. hw->mac.ops.update_xcast_mode(hw, xcast_mode);
  1766. /* reprogram multicast list */
  1767. hw->mac.ops.update_mc_addr_list(hw, netdev);
  1768. ixgbevf_write_uc_addr_list(netdev);
  1769. spin_unlock_bh(&adapter->mbx_lock);
  1770. }
  1771. static void ixgbevf_napi_enable_all(struct ixgbevf_adapter *adapter)
  1772. {
  1773. int q_idx;
  1774. struct ixgbevf_q_vector *q_vector;
  1775. int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
  1776. for (q_idx = 0; q_idx < q_vectors; q_idx++) {
  1777. q_vector = adapter->q_vector[q_idx];
  1778. napi_enable(&q_vector->napi);
  1779. }
  1780. }
  1781. static void ixgbevf_napi_disable_all(struct ixgbevf_adapter *adapter)
  1782. {
  1783. int q_idx;
  1784. struct ixgbevf_q_vector *q_vector;
  1785. int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
  1786. for (q_idx = 0; q_idx < q_vectors; q_idx++) {
  1787. q_vector = adapter->q_vector[q_idx];
  1788. napi_disable(&q_vector->napi);
  1789. }
  1790. }
  1791. static int ixgbevf_configure_dcb(struct ixgbevf_adapter *adapter)
  1792. {
  1793. struct ixgbe_hw *hw = &adapter->hw;
  1794. unsigned int def_q = 0;
  1795. unsigned int num_tcs = 0;
  1796. unsigned int num_rx_queues = adapter->num_rx_queues;
  1797. unsigned int num_tx_queues = adapter->num_tx_queues;
  1798. int err;
  1799. spin_lock_bh(&adapter->mbx_lock);
  1800. /* fetch queue configuration from the PF */
  1801. err = ixgbevf_get_queues(hw, &num_tcs, &def_q);
  1802. spin_unlock_bh(&adapter->mbx_lock);
  1803. if (err)
  1804. return err;
  1805. if (num_tcs > 1) {
  1806. /* we need only one Tx queue */
  1807. num_tx_queues = 1;
  1808. /* update default Tx ring register index */
  1809. adapter->tx_ring[0]->reg_idx = def_q;
  1810. /* we need as many queues as traffic classes */
  1811. num_rx_queues = num_tcs;
  1812. }
  1813. /* if we have a bad config abort request queue reset */
  1814. if ((adapter->num_rx_queues != num_rx_queues) ||
  1815. (adapter->num_tx_queues != num_tx_queues)) {
  1816. /* force mailbox timeout to prevent further messages */
  1817. hw->mbx.timeout = 0;
  1818. /* wait for watchdog to come around and bail us out */
  1819. set_bit(__IXGBEVF_QUEUE_RESET_REQUESTED, &adapter->state);
  1820. }
  1821. return 0;
  1822. }
  1823. static void ixgbevf_configure(struct ixgbevf_adapter *adapter)
  1824. {
  1825. ixgbevf_configure_dcb(adapter);
  1826. ixgbevf_set_rx_mode(adapter->netdev);
  1827. ixgbevf_restore_vlan(adapter);
  1828. ixgbevf_configure_tx(adapter);
  1829. ixgbevf_configure_rx(adapter);
  1830. }
  1831. static void ixgbevf_save_reset_stats(struct ixgbevf_adapter *adapter)
  1832. {
  1833. /* Only save pre-reset stats if there are some */
  1834. if (adapter->stats.vfgprc || adapter->stats.vfgptc) {
  1835. adapter->stats.saved_reset_vfgprc += adapter->stats.vfgprc -
  1836. adapter->stats.base_vfgprc;
  1837. adapter->stats.saved_reset_vfgptc += adapter->stats.vfgptc -
  1838. adapter->stats.base_vfgptc;
  1839. adapter->stats.saved_reset_vfgorc += adapter->stats.vfgorc -
  1840. adapter->stats.base_vfgorc;
  1841. adapter->stats.saved_reset_vfgotc += adapter->stats.vfgotc -
  1842. adapter->stats.base_vfgotc;
  1843. adapter->stats.saved_reset_vfmprc += adapter->stats.vfmprc -
  1844. adapter->stats.base_vfmprc;
  1845. }
  1846. }
  1847. static void ixgbevf_init_last_counter_stats(struct ixgbevf_adapter *adapter)
  1848. {
  1849. struct ixgbe_hw *hw = &adapter->hw;
  1850. adapter->stats.last_vfgprc = IXGBE_READ_REG(hw, IXGBE_VFGPRC);
  1851. adapter->stats.last_vfgorc = IXGBE_READ_REG(hw, IXGBE_VFGORC_LSB);
  1852. adapter->stats.last_vfgorc |=
  1853. (((u64)(IXGBE_READ_REG(hw, IXGBE_VFGORC_MSB))) << 32);
  1854. adapter->stats.last_vfgptc = IXGBE_READ_REG(hw, IXGBE_VFGPTC);
  1855. adapter->stats.last_vfgotc = IXGBE_READ_REG(hw, IXGBE_VFGOTC_LSB);
  1856. adapter->stats.last_vfgotc |=
  1857. (((u64)(IXGBE_READ_REG(hw, IXGBE_VFGOTC_MSB))) << 32);
  1858. adapter->stats.last_vfmprc = IXGBE_READ_REG(hw, IXGBE_VFMPRC);
  1859. adapter->stats.base_vfgprc = adapter->stats.last_vfgprc;
  1860. adapter->stats.base_vfgorc = adapter->stats.last_vfgorc;
  1861. adapter->stats.base_vfgptc = adapter->stats.last_vfgptc;
  1862. adapter->stats.base_vfgotc = adapter->stats.last_vfgotc;
  1863. adapter->stats.base_vfmprc = adapter->stats.last_vfmprc;
  1864. }
  1865. static void ixgbevf_negotiate_api(struct ixgbevf_adapter *adapter)
  1866. {
  1867. struct ixgbe_hw *hw = &adapter->hw;
  1868. int api[] = { ixgbe_mbox_api_13,
  1869. ixgbe_mbox_api_12,
  1870. ixgbe_mbox_api_11,
  1871. ixgbe_mbox_api_10,
  1872. ixgbe_mbox_api_unknown };
  1873. int err, idx = 0;
  1874. spin_lock_bh(&adapter->mbx_lock);
  1875. while (api[idx] != ixgbe_mbox_api_unknown) {
  1876. err = hw->mac.ops.negotiate_api_version(hw, api[idx]);
  1877. if (!err)
  1878. break;
  1879. idx++;
  1880. }
  1881. spin_unlock_bh(&adapter->mbx_lock);
  1882. }
  1883. static void ixgbevf_up_complete(struct ixgbevf_adapter *adapter)
  1884. {
  1885. struct net_device *netdev = adapter->netdev;
  1886. struct ixgbe_hw *hw = &adapter->hw;
  1887. ixgbevf_configure_msix(adapter);
  1888. spin_lock_bh(&adapter->mbx_lock);
  1889. if (is_valid_ether_addr(hw->mac.addr))
  1890. hw->mac.ops.set_rar(hw, 0, hw->mac.addr, 0);
  1891. else
  1892. hw->mac.ops.set_rar(hw, 0, hw->mac.perm_addr, 0);
  1893. spin_unlock_bh(&adapter->mbx_lock);
  1894. smp_mb__before_atomic();
  1895. clear_bit(__IXGBEVF_DOWN, &adapter->state);
  1896. ixgbevf_napi_enable_all(adapter);
  1897. /* clear any pending interrupts, may auto mask */
  1898. IXGBE_READ_REG(hw, IXGBE_VTEICR);
  1899. ixgbevf_irq_enable(adapter);
  1900. /* enable transmits */
  1901. netif_tx_start_all_queues(netdev);
  1902. ixgbevf_save_reset_stats(adapter);
  1903. ixgbevf_init_last_counter_stats(adapter);
  1904. hw->mac.get_link_status = 1;
  1905. mod_timer(&adapter->service_timer, jiffies);
  1906. }
  1907. void ixgbevf_up(struct ixgbevf_adapter *adapter)
  1908. {
  1909. ixgbevf_configure(adapter);
  1910. ixgbevf_up_complete(adapter);
  1911. }
  1912. /**
  1913. * ixgbevf_clean_rx_ring - Free Rx Buffers per Queue
  1914. * @rx_ring: ring to free buffers from
  1915. **/
  1916. static void ixgbevf_clean_rx_ring(struct ixgbevf_ring *rx_ring)
  1917. {
  1918. u16 i = rx_ring->next_to_clean;
  1919. /* Free Rx ring sk_buff */
  1920. if (rx_ring->skb) {
  1921. dev_kfree_skb(rx_ring->skb);
  1922. rx_ring->skb = NULL;
  1923. }
  1924. /* Free all the Rx ring pages */
  1925. while (i != rx_ring->next_to_alloc) {
  1926. struct ixgbevf_rx_buffer *rx_buffer;
  1927. rx_buffer = &rx_ring->rx_buffer_info[i];
  1928. /* Invalidate cache lines that may have been written to by
  1929. * device so that we avoid corrupting memory.
  1930. */
  1931. dma_sync_single_range_for_cpu(rx_ring->dev,
  1932. rx_buffer->dma,
  1933. rx_buffer->page_offset,
  1934. ixgbevf_rx_bufsz(rx_ring),
  1935. DMA_FROM_DEVICE);
  1936. /* free resources associated with mapping */
  1937. dma_unmap_page_attrs(rx_ring->dev,
  1938. rx_buffer->dma,
  1939. ixgbevf_rx_pg_size(rx_ring),
  1940. DMA_FROM_DEVICE,
  1941. IXGBEVF_RX_DMA_ATTR);
  1942. __page_frag_cache_drain(rx_buffer->page,
  1943. rx_buffer->pagecnt_bias);
  1944. i++;
  1945. if (i == rx_ring->count)
  1946. i = 0;
  1947. }
  1948. rx_ring->next_to_alloc = 0;
  1949. rx_ring->next_to_clean = 0;
  1950. rx_ring->next_to_use = 0;
  1951. }
  1952. /**
  1953. * ixgbevf_clean_tx_ring - Free Tx Buffers
  1954. * @tx_ring: ring to be cleaned
  1955. **/
  1956. static void ixgbevf_clean_tx_ring(struct ixgbevf_ring *tx_ring)
  1957. {
  1958. u16 i = tx_ring->next_to_clean;
  1959. struct ixgbevf_tx_buffer *tx_buffer = &tx_ring->tx_buffer_info[i];
  1960. while (i != tx_ring->next_to_use) {
  1961. union ixgbe_adv_tx_desc *eop_desc, *tx_desc;
  1962. /* Free all the Tx ring sk_buffs */
  1963. if (ring_is_xdp(tx_ring))
  1964. page_frag_free(tx_buffer->data);
  1965. else
  1966. dev_kfree_skb_any(tx_buffer->skb);
  1967. /* unmap skb header data */
  1968. dma_unmap_single(tx_ring->dev,
  1969. dma_unmap_addr(tx_buffer, dma),
  1970. dma_unmap_len(tx_buffer, len),
  1971. DMA_TO_DEVICE);
  1972. /* check for eop_desc to determine the end of the packet */
  1973. eop_desc = tx_buffer->next_to_watch;
  1974. tx_desc = IXGBEVF_TX_DESC(tx_ring, i);
  1975. /* unmap remaining buffers */
  1976. while (tx_desc != eop_desc) {
  1977. tx_buffer++;
  1978. tx_desc++;
  1979. i++;
  1980. if (unlikely(i == tx_ring->count)) {
  1981. i = 0;
  1982. tx_buffer = tx_ring->tx_buffer_info;
  1983. tx_desc = IXGBEVF_TX_DESC(tx_ring, 0);
  1984. }
  1985. /* unmap any remaining paged data */
  1986. if (dma_unmap_len(tx_buffer, len))
  1987. dma_unmap_page(tx_ring->dev,
  1988. dma_unmap_addr(tx_buffer, dma),
  1989. dma_unmap_len(tx_buffer, len),
  1990. DMA_TO_DEVICE);
  1991. }
  1992. /* move us one more past the eop_desc for start of next pkt */
  1993. tx_buffer++;
  1994. i++;
  1995. if (unlikely(i == tx_ring->count)) {
  1996. i = 0;
  1997. tx_buffer = tx_ring->tx_buffer_info;
  1998. }
  1999. }
  2000. /* reset next_to_use and next_to_clean */
  2001. tx_ring->next_to_use = 0;
  2002. tx_ring->next_to_clean = 0;
  2003. }
  2004. /**
  2005. * ixgbevf_clean_all_rx_rings - Free Rx Buffers for all queues
  2006. * @adapter: board private structure
  2007. **/
  2008. static void ixgbevf_clean_all_rx_rings(struct ixgbevf_adapter *adapter)
  2009. {
  2010. int i;
  2011. for (i = 0; i < adapter->num_rx_queues; i++)
  2012. ixgbevf_clean_rx_ring(adapter->rx_ring[i]);
  2013. }
  2014. /**
  2015. * ixgbevf_clean_all_tx_rings - Free Tx Buffers for all queues
  2016. * @adapter: board private structure
  2017. **/
  2018. static void ixgbevf_clean_all_tx_rings(struct ixgbevf_adapter *adapter)
  2019. {
  2020. int i;
  2021. for (i = 0; i < adapter->num_tx_queues; i++)
  2022. ixgbevf_clean_tx_ring(adapter->tx_ring[i]);
  2023. for (i = 0; i < adapter->num_xdp_queues; i++)
  2024. ixgbevf_clean_tx_ring(adapter->xdp_ring[i]);
  2025. }
  2026. void ixgbevf_down(struct ixgbevf_adapter *adapter)
  2027. {
  2028. struct net_device *netdev = adapter->netdev;
  2029. struct ixgbe_hw *hw = &adapter->hw;
  2030. int i;
  2031. /* signal that we are down to the interrupt handler */
  2032. if (test_and_set_bit(__IXGBEVF_DOWN, &adapter->state))
  2033. return; /* do nothing if already down */
  2034. /* disable all enabled Rx queues */
  2035. for (i = 0; i < adapter->num_rx_queues; i++)
  2036. ixgbevf_disable_rx_queue(adapter, adapter->rx_ring[i]);
  2037. usleep_range(10000, 20000);
  2038. netif_tx_stop_all_queues(netdev);
  2039. /* call carrier off first to avoid false dev_watchdog timeouts */
  2040. netif_carrier_off(netdev);
  2041. netif_tx_disable(netdev);
  2042. ixgbevf_irq_disable(adapter);
  2043. ixgbevf_napi_disable_all(adapter);
  2044. del_timer_sync(&adapter->service_timer);
  2045. /* disable transmits in the hardware now that interrupts are off */
  2046. for (i = 0; i < adapter->num_tx_queues; i++) {
  2047. u8 reg_idx = adapter->tx_ring[i]->reg_idx;
  2048. IXGBE_WRITE_REG(hw, IXGBE_VFTXDCTL(reg_idx),
  2049. IXGBE_TXDCTL_SWFLSH);
  2050. }
  2051. for (i = 0; i < adapter->num_xdp_queues; i++) {
  2052. u8 reg_idx = adapter->xdp_ring[i]->reg_idx;
  2053. IXGBE_WRITE_REG(hw, IXGBE_VFTXDCTL(reg_idx),
  2054. IXGBE_TXDCTL_SWFLSH);
  2055. }
  2056. if (!pci_channel_offline(adapter->pdev))
  2057. ixgbevf_reset(adapter);
  2058. ixgbevf_clean_all_tx_rings(adapter);
  2059. ixgbevf_clean_all_rx_rings(adapter);
  2060. }
  2061. void ixgbevf_reinit_locked(struct ixgbevf_adapter *adapter)
  2062. {
  2063. WARN_ON(in_interrupt());
  2064. while (test_and_set_bit(__IXGBEVF_RESETTING, &adapter->state))
  2065. msleep(1);
  2066. ixgbevf_down(adapter);
  2067. ixgbevf_up(adapter);
  2068. clear_bit(__IXGBEVF_RESETTING, &adapter->state);
  2069. }
  2070. void ixgbevf_reset(struct ixgbevf_adapter *adapter)
  2071. {
  2072. struct ixgbe_hw *hw = &adapter->hw;
  2073. struct net_device *netdev = adapter->netdev;
  2074. if (hw->mac.ops.reset_hw(hw)) {
  2075. hw_dbg(hw, "PF still resetting\n");
  2076. } else {
  2077. hw->mac.ops.init_hw(hw);
  2078. ixgbevf_negotiate_api(adapter);
  2079. }
  2080. if (is_valid_ether_addr(adapter->hw.mac.addr)) {
  2081. ether_addr_copy(netdev->dev_addr, adapter->hw.mac.addr);
  2082. ether_addr_copy(netdev->perm_addr, adapter->hw.mac.addr);
  2083. }
  2084. adapter->last_reset = jiffies;
  2085. }
  2086. static int ixgbevf_acquire_msix_vectors(struct ixgbevf_adapter *adapter,
  2087. int vectors)
  2088. {
  2089. int vector_threshold;
  2090. /* We'll want at least 2 (vector_threshold):
  2091. * 1) TxQ[0] + RxQ[0] handler
  2092. * 2) Other (Link Status Change, etc.)
  2093. */
  2094. vector_threshold = MIN_MSIX_COUNT;
  2095. /* The more we get, the more we will assign to Tx/Rx Cleanup
  2096. * for the separate queues...where Rx Cleanup >= Tx Cleanup.
  2097. * Right now, we simply care about how many we'll get; we'll
  2098. * set them up later while requesting irq's.
  2099. */
  2100. vectors = pci_enable_msix_range(adapter->pdev, adapter->msix_entries,
  2101. vector_threshold, vectors);
  2102. if (vectors < 0) {
  2103. dev_err(&adapter->pdev->dev,
  2104. "Unable to allocate MSI-X interrupts\n");
  2105. kfree(adapter->msix_entries);
  2106. adapter->msix_entries = NULL;
  2107. return vectors;
  2108. }
  2109. /* Adjust for only the vectors we'll use, which is minimum
  2110. * of max_msix_q_vectors + NON_Q_VECTORS, or the number of
  2111. * vectors we were allocated.
  2112. */
  2113. adapter->num_msix_vectors = vectors;
  2114. return 0;
  2115. }
  2116. /**
  2117. * ixgbevf_set_num_queues - Allocate queues for device, feature dependent
  2118. * @adapter: board private structure to initialize
  2119. *
  2120. * This is the top level queue allocation routine. The order here is very
  2121. * important, starting with the "most" number of features turned on at once,
  2122. * and ending with the smallest set of features. This way large combinations
  2123. * can be allocated if they're turned on, and smaller combinations are the
  2124. * fallthrough conditions.
  2125. *
  2126. **/
  2127. static void ixgbevf_set_num_queues(struct ixgbevf_adapter *adapter)
  2128. {
  2129. struct ixgbe_hw *hw = &adapter->hw;
  2130. unsigned int def_q = 0;
  2131. unsigned int num_tcs = 0;
  2132. int err;
  2133. /* Start with base case */
  2134. adapter->num_rx_queues = 1;
  2135. adapter->num_tx_queues = 1;
  2136. adapter->num_xdp_queues = 0;
  2137. spin_lock_bh(&adapter->mbx_lock);
  2138. /* fetch queue configuration from the PF */
  2139. err = ixgbevf_get_queues(hw, &num_tcs, &def_q);
  2140. spin_unlock_bh(&adapter->mbx_lock);
  2141. if (err)
  2142. return;
  2143. /* we need as many queues as traffic classes */
  2144. if (num_tcs > 1) {
  2145. adapter->num_rx_queues = num_tcs;
  2146. } else {
  2147. u16 rss = min_t(u16, num_online_cpus(), IXGBEVF_MAX_RSS_QUEUES);
  2148. switch (hw->api_version) {
  2149. case ixgbe_mbox_api_11:
  2150. case ixgbe_mbox_api_12:
  2151. case ixgbe_mbox_api_13:
  2152. if (adapter->xdp_prog &&
  2153. hw->mac.max_tx_queues == rss)
  2154. rss = rss > 3 ? 2 : 1;
  2155. adapter->num_rx_queues = rss;
  2156. adapter->num_tx_queues = rss;
  2157. adapter->num_xdp_queues = adapter->xdp_prog ? rss : 0;
  2158. default:
  2159. break;
  2160. }
  2161. }
  2162. }
  2163. /**
  2164. * ixgbevf_set_interrupt_capability - set MSI-X or FAIL if not supported
  2165. * @adapter: board private structure to initialize
  2166. *
  2167. * Attempt to configure the interrupts using the best available
  2168. * capabilities of the hardware and the kernel.
  2169. **/
  2170. static int ixgbevf_set_interrupt_capability(struct ixgbevf_adapter *adapter)
  2171. {
  2172. int vector, v_budget;
  2173. /* It's easy to be greedy for MSI-X vectors, but it really
  2174. * doesn't do us much good if we have a lot more vectors
  2175. * than CPU's. So let's be conservative and only ask for
  2176. * (roughly) the same number of vectors as there are CPU's.
  2177. * The default is to use pairs of vectors.
  2178. */
  2179. v_budget = max(adapter->num_rx_queues, adapter->num_tx_queues);
  2180. v_budget = min_t(int, v_budget, num_online_cpus());
  2181. v_budget += NON_Q_VECTORS;
  2182. adapter->msix_entries = kcalloc(v_budget,
  2183. sizeof(struct msix_entry), GFP_KERNEL);
  2184. if (!adapter->msix_entries)
  2185. return -ENOMEM;
  2186. for (vector = 0; vector < v_budget; vector++)
  2187. adapter->msix_entries[vector].entry = vector;
  2188. /* A failure in MSI-X entry allocation isn't fatal, but the VF driver
  2189. * does not support any other modes, so we will simply fail here. Note
  2190. * that we clean up the msix_entries pointer else-where.
  2191. */
  2192. return ixgbevf_acquire_msix_vectors(adapter, v_budget);
  2193. }
  2194. static void ixgbevf_add_ring(struct ixgbevf_ring *ring,
  2195. struct ixgbevf_ring_container *head)
  2196. {
  2197. ring->next = head->ring;
  2198. head->ring = ring;
  2199. head->count++;
  2200. }
  2201. /**
  2202. * ixgbevf_alloc_q_vector - Allocate memory for a single interrupt vector
  2203. * @adapter: board private structure to initialize
  2204. * @v_idx: index of vector in adapter struct
  2205. * @txr_count: number of Tx rings for q vector
  2206. * @txr_idx: index of first Tx ring to assign
  2207. * @xdp_count: total number of XDP rings to allocate
  2208. * @xdp_idx: index of first XDP ring to allocate
  2209. * @rxr_count: number of Rx rings for q vector
  2210. * @rxr_idx: index of first Rx ring to assign
  2211. *
  2212. * We allocate one q_vector. If allocation fails we return -ENOMEM.
  2213. **/
  2214. static int ixgbevf_alloc_q_vector(struct ixgbevf_adapter *adapter, int v_idx,
  2215. int txr_count, int txr_idx,
  2216. int xdp_count, int xdp_idx,
  2217. int rxr_count, int rxr_idx)
  2218. {
  2219. struct ixgbevf_q_vector *q_vector;
  2220. int reg_idx = txr_idx + xdp_idx;
  2221. struct ixgbevf_ring *ring;
  2222. int ring_count, size;
  2223. ring_count = txr_count + xdp_count + rxr_count;
  2224. size = sizeof(*q_vector) + (sizeof(*ring) * ring_count);
  2225. /* allocate q_vector and rings */
  2226. q_vector = kzalloc(size, GFP_KERNEL);
  2227. if (!q_vector)
  2228. return -ENOMEM;
  2229. /* initialize NAPI */
  2230. netif_napi_add(adapter->netdev, &q_vector->napi, ixgbevf_poll, 64);
  2231. /* tie q_vector and adapter together */
  2232. adapter->q_vector[v_idx] = q_vector;
  2233. q_vector->adapter = adapter;
  2234. q_vector->v_idx = v_idx;
  2235. /* initialize pointer to rings */
  2236. ring = q_vector->ring;
  2237. while (txr_count) {
  2238. /* assign generic ring traits */
  2239. ring->dev = &adapter->pdev->dev;
  2240. ring->netdev = adapter->netdev;
  2241. /* configure backlink on ring */
  2242. ring->q_vector = q_vector;
  2243. /* update q_vector Tx values */
  2244. ixgbevf_add_ring(ring, &q_vector->tx);
  2245. /* apply Tx specific ring traits */
  2246. ring->count = adapter->tx_ring_count;
  2247. ring->queue_index = txr_idx;
  2248. ring->reg_idx = reg_idx;
  2249. /* assign ring to adapter */
  2250. adapter->tx_ring[txr_idx] = ring;
  2251. /* update count and index */
  2252. txr_count--;
  2253. txr_idx++;
  2254. reg_idx++;
  2255. /* push pointer to next ring */
  2256. ring++;
  2257. }
  2258. while (xdp_count) {
  2259. /* assign generic ring traits */
  2260. ring->dev = &adapter->pdev->dev;
  2261. ring->netdev = adapter->netdev;
  2262. /* configure backlink on ring */
  2263. ring->q_vector = q_vector;
  2264. /* update q_vector Tx values */
  2265. ixgbevf_add_ring(ring, &q_vector->tx);
  2266. /* apply Tx specific ring traits */
  2267. ring->count = adapter->tx_ring_count;
  2268. ring->queue_index = xdp_idx;
  2269. ring->reg_idx = reg_idx;
  2270. set_ring_xdp(ring);
  2271. /* assign ring to adapter */
  2272. adapter->xdp_ring[xdp_idx] = ring;
  2273. /* update count and index */
  2274. xdp_count--;
  2275. xdp_idx++;
  2276. reg_idx++;
  2277. /* push pointer to next ring */
  2278. ring++;
  2279. }
  2280. while (rxr_count) {
  2281. /* assign generic ring traits */
  2282. ring->dev = &adapter->pdev->dev;
  2283. ring->netdev = adapter->netdev;
  2284. /* configure backlink on ring */
  2285. ring->q_vector = q_vector;
  2286. /* update q_vector Rx values */
  2287. ixgbevf_add_ring(ring, &q_vector->rx);
  2288. /* apply Rx specific ring traits */
  2289. ring->count = adapter->rx_ring_count;
  2290. ring->queue_index = rxr_idx;
  2291. ring->reg_idx = rxr_idx;
  2292. /* assign ring to adapter */
  2293. adapter->rx_ring[rxr_idx] = ring;
  2294. /* update count and index */
  2295. rxr_count--;
  2296. rxr_idx++;
  2297. /* push pointer to next ring */
  2298. ring++;
  2299. }
  2300. return 0;
  2301. }
  2302. /**
  2303. * ixgbevf_free_q_vector - Free memory allocated for specific interrupt vector
  2304. * @adapter: board private structure to initialize
  2305. * @v_idx: index of vector in adapter struct
  2306. *
  2307. * This function frees the memory allocated to the q_vector. In addition if
  2308. * NAPI is enabled it will delete any references to the NAPI struct prior
  2309. * to freeing the q_vector.
  2310. **/
  2311. static void ixgbevf_free_q_vector(struct ixgbevf_adapter *adapter, int v_idx)
  2312. {
  2313. struct ixgbevf_q_vector *q_vector = adapter->q_vector[v_idx];
  2314. struct ixgbevf_ring *ring;
  2315. ixgbevf_for_each_ring(ring, q_vector->tx) {
  2316. if (ring_is_xdp(ring))
  2317. adapter->xdp_ring[ring->queue_index] = NULL;
  2318. else
  2319. adapter->tx_ring[ring->queue_index] = NULL;
  2320. }
  2321. ixgbevf_for_each_ring(ring, q_vector->rx)
  2322. adapter->rx_ring[ring->queue_index] = NULL;
  2323. adapter->q_vector[v_idx] = NULL;
  2324. netif_napi_del(&q_vector->napi);
  2325. /* ixgbevf_get_stats() might access the rings on this vector,
  2326. * we must wait a grace period before freeing it.
  2327. */
  2328. kfree_rcu(q_vector, rcu);
  2329. }
  2330. /**
  2331. * ixgbevf_alloc_q_vectors - Allocate memory for interrupt vectors
  2332. * @adapter: board private structure to initialize
  2333. *
  2334. * We allocate one q_vector per queue interrupt. If allocation fails we
  2335. * return -ENOMEM.
  2336. **/
  2337. static int ixgbevf_alloc_q_vectors(struct ixgbevf_adapter *adapter)
  2338. {
  2339. int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
  2340. int rxr_remaining = adapter->num_rx_queues;
  2341. int txr_remaining = adapter->num_tx_queues;
  2342. int xdp_remaining = adapter->num_xdp_queues;
  2343. int rxr_idx = 0, txr_idx = 0, xdp_idx = 0, v_idx = 0;
  2344. int err;
  2345. if (q_vectors >= (rxr_remaining + txr_remaining + xdp_remaining)) {
  2346. for (; rxr_remaining; v_idx++, q_vectors--) {
  2347. int rqpv = DIV_ROUND_UP(rxr_remaining, q_vectors);
  2348. err = ixgbevf_alloc_q_vector(adapter, v_idx,
  2349. 0, 0, 0, 0, rqpv, rxr_idx);
  2350. if (err)
  2351. goto err_out;
  2352. /* update counts and index */
  2353. rxr_remaining -= rqpv;
  2354. rxr_idx += rqpv;
  2355. }
  2356. }
  2357. for (; q_vectors; v_idx++, q_vectors--) {
  2358. int rqpv = DIV_ROUND_UP(rxr_remaining, q_vectors);
  2359. int tqpv = DIV_ROUND_UP(txr_remaining, q_vectors);
  2360. int xqpv = DIV_ROUND_UP(xdp_remaining, q_vectors);
  2361. err = ixgbevf_alloc_q_vector(adapter, v_idx,
  2362. tqpv, txr_idx,
  2363. xqpv, xdp_idx,
  2364. rqpv, rxr_idx);
  2365. if (err)
  2366. goto err_out;
  2367. /* update counts and index */
  2368. rxr_remaining -= rqpv;
  2369. rxr_idx += rqpv;
  2370. txr_remaining -= tqpv;
  2371. txr_idx += tqpv;
  2372. xdp_remaining -= xqpv;
  2373. xdp_idx += xqpv;
  2374. }
  2375. return 0;
  2376. err_out:
  2377. while (v_idx) {
  2378. v_idx--;
  2379. ixgbevf_free_q_vector(adapter, v_idx);
  2380. }
  2381. return -ENOMEM;
  2382. }
  2383. /**
  2384. * ixgbevf_free_q_vectors - Free memory allocated for interrupt vectors
  2385. * @adapter: board private structure to initialize
  2386. *
  2387. * This function frees the memory allocated to the q_vectors. In addition if
  2388. * NAPI is enabled it will delete any references to the NAPI struct prior
  2389. * to freeing the q_vector.
  2390. **/
  2391. static void ixgbevf_free_q_vectors(struct ixgbevf_adapter *adapter)
  2392. {
  2393. int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
  2394. while (q_vectors) {
  2395. q_vectors--;
  2396. ixgbevf_free_q_vector(adapter, q_vectors);
  2397. }
  2398. }
  2399. /**
  2400. * ixgbevf_reset_interrupt_capability - Reset MSIX setup
  2401. * @adapter: board private structure
  2402. *
  2403. **/
  2404. static void ixgbevf_reset_interrupt_capability(struct ixgbevf_adapter *adapter)
  2405. {
  2406. if (!adapter->msix_entries)
  2407. return;
  2408. pci_disable_msix(adapter->pdev);
  2409. kfree(adapter->msix_entries);
  2410. adapter->msix_entries = NULL;
  2411. }
  2412. /**
  2413. * ixgbevf_init_interrupt_scheme - Determine if MSIX is supported and init
  2414. * @adapter: board private structure to initialize
  2415. *
  2416. **/
  2417. static int ixgbevf_init_interrupt_scheme(struct ixgbevf_adapter *adapter)
  2418. {
  2419. int err;
  2420. /* Number of supported queues */
  2421. ixgbevf_set_num_queues(adapter);
  2422. err = ixgbevf_set_interrupt_capability(adapter);
  2423. if (err) {
  2424. hw_dbg(&adapter->hw,
  2425. "Unable to setup interrupt capabilities\n");
  2426. goto err_set_interrupt;
  2427. }
  2428. err = ixgbevf_alloc_q_vectors(adapter);
  2429. if (err) {
  2430. hw_dbg(&adapter->hw, "Unable to allocate memory for queue vectors\n");
  2431. goto err_alloc_q_vectors;
  2432. }
  2433. hw_dbg(&adapter->hw, "Multiqueue %s: Rx Queue count = %u, Tx Queue count = %u XDP Queue count %u\n",
  2434. (adapter->num_rx_queues > 1) ? "Enabled" : "Disabled",
  2435. adapter->num_rx_queues, adapter->num_tx_queues,
  2436. adapter->num_xdp_queues);
  2437. set_bit(__IXGBEVF_DOWN, &adapter->state);
  2438. return 0;
  2439. err_alloc_q_vectors:
  2440. ixgbevf_reset_interrupt_capability(adapter);
  2441. err_set_interrupt:
  2442. return err;
  2443. }
  2444. /**
  2445. * ixgbevf_clear_interrupt_scheme - Clear the current interrupt scheme settings
  2446. * @adapter: board private structure to clear interrupt scheme on
  2447. *
  2448. * We go through and clear interrupt specific resources and reset the structure
  2449. * to pre-load conditions
  2450. **/
  2451. static void ixgbevf_clear_interrupt_scheme(struct ixgbevf_adapter *adapter)
  2452. {
  2453. adapter->num_tx_queues = 0;
  2454. adapter->num_xdp_queues = 0;
  2455. adapter->num_rx_queues = 0;
  2456. ixgbevf_free_q_vectors(adapter);
  2457. ixgbevf_reset_interrupt_capability(adapter);
  2458. }
  2459. /**
  2460. * ixgbevf_sw_init - Initialize general software structures
  2461. * @adapter: board private structure to initialize
  2462. *
  2463. * ixgbevf_sw_init initializes the Adapter private data structure.
  2464. * Fields are initialized based on PCI device information and
  2465. * OS network device settings (MTU size).
  2466. **/
  2467. static int ixgbevf_sw_init(struct ixgbevf_adapter *adapter)
  2468. {
  2469. struct ixgbe_hw *hw = &adapter->hw;
  2470. struct pci_dev *pdev = adapter->pdev;
  2471. struct net_device *netdev = adapter->netdev;
  2472. int err;
  2473. /* PCI config space info */
  2474. hw->vendor_id = pdev->vendor;
  2475. hw->device_id = pdev->device;
  2476. hw->revision_id = pdev->revision;
  2477. hw->subsystem_vendor_id = pdev->subsystem_vendor;
  2478. hw->subsystem_device_id = pdev->subsystem_device;
  2479. hw->mbx.ops.init_params(hw);
  2480. if (hw->mac.type >= ixgbe_mac_X550_vf) {
  2481. err = ixgbevf_init_rss_key(adapter);
  2482. if (err)
  2483. goto out;
  2484. }
  2485. /* assume legacy case in which PF would only give VF 2 queues */
  2486. hw->mac.max_tx_queues = 2;
  2487. hw->mac.max_rx_queues = 2;
  2488. /* lock to protect mailbox accesses */
  2489. spin_lock_init(&adapter->mbx_lock);
  2490. err = hw->mac.ops.reset_hw(hw);
  2491. if (err) {
  2492. dev_info(&pdev->dev,
  2493. "PF still in reset state. Is the PF interface up?\n");
  2494. } else {
  2495. err = hw->mac.ops.init_hw(hw);
  2496. if (err) {
  2497. pr_err("init_shared_code failed: %d\n", err);
  2498. goto out;
  2499. }
  2500. ixgbevf_negotiate_api(adapter);
  2501. err = hw->mac.ops.get_mac_addr(hw, hw->mac.addr);
  2502. if (err)
  2503. dev_info(&pdev->dev, "Error reading MAC address\n");
  2504. else if (is_zero_ether_addr(adapter->hw.mac.addr))
  2505. dev_info(&pdev->dev,
  2506. "MAC address not assigned by administrator.\n");
  2507. ether_addr_copy(netdev->dev_addr, hw->mac.addr);
  2508. }
  2509. if (!is_valid_ether_addr(netdev->dev_addr)) {
  2510. dev_info(&pdev->dev, "Assigning random MAC address\n");
  2511. eth_hw_addr_random(netdev);
  2512. ether_addr_copy(hw->mac.addr, netdev->dev_addr);
  2513. ether_addr_copy(hw->mac.perm_addr, netdev->dev_addr);
  2514. }
  2515. /* Enable dynamic interrupt throttling rates */
  2516. adapter->rx_itr_setting = 1;
  2517. adapter->tx_itr_setting = 1;
  2518. /* set default ring sizes */
  2519. adapter->tx_ring_count = IXGBEVF_DEFAULT_TXD;
  2520. adapter->rx_ring_count = IXGBEVF_DEFAULT_RXD;
  2521. set_bit(__IXGBEVF_DOWN, &adapter->state);
  2522. return 0;
  2523. out:
  2524. return err;
  2525. }
  2526. #define UPDATE_VF_COUNTER_32bit(reg, last_counter, counter) \
  2527. { \
  2528. u32 current_counter = IXGBE_READ_REG(hw, reg); \
  2529. if (current_counter < last_counter) \
  2530. counter += 0x100000000LL; \
  2531. last_counter = current_counter; \
  2532. counter &= 0xFFFFFFFF00000000LL; \
  2533. counter |= current_counter; \
  2534. }
  2535. #define UPDATE_VF_COUNTER_36bit(reg_lsb, reg_msb, last_counter, counter) \
  2536. { \
  2537. u64 current_counter_lsb = IXGBE_READ_REG(hw, reg_lsb); \
  2538. u64 current_counter_msb = IXGBE_READ_REG(hw, reg_msb); \
  2539. u64 current_counter = (current_counter_msb << 32) | \
  2540. current_counter_lsb; \
  2541. if (current_counter < last_counter) \
  2542. counter += 0x1000000000LL; \
  2543. last_counter = current_counter; \
  2544. counter &= 0xFFFFFFF000000000LL; \
  2545. counter |= current_counter; \
  2546. }
  2547. /**
  2548. * ixgbevf_update_stats - Update the board statistics counters.
  2549. * @adapter: board private structure
  2550. **/
  2551. void ixgbevf_update_stats(struct ixgbevf_adapter *adapter)
  2552. {
  2553. struct ixgbe_hw *hw = &adapter->hw;
  2554. u64 alloc_rx_page_failed = 0, alloc_rx_buff_failed = 0;
  2555. u64 alloc_rx_page = 0, hw_csum_rx_error = 0;
  2556. int i;
  2557. if (test_bit(__IXGBEVF_DOWN, &adapter->state) ||
  2558. test_bit(__IXGBEVF_RESETTING, &adapter->state))
  2559. return;
  2560. UPDATE_VF_COUNTER_32bit(IXGBE_VFGPRC, adapter->stats.last_vfgprc,
  2561. adapter->stats.vfgprc);
  2562. UPDATE_VF_COUNTER_32bit(IXGBE_VFGPTC, adapter->stats.last_vfgptc,
  2563. adapter->stats.vfgptc);
  2564. UPDATE_VF_COUNTER_36bit(IXGBE_VFGORC_LSB, IXGBE_VFGORC_MSB,
  2565. adapter->stats.last_vfgorc,
  2566. adapter->stats.vfgorc);
  2567. UPDATE_VF_COUNTER_36bit(IXGBE_VFGOTC_LSB, IXGBE_VFGOTC_MSB,
  2568. adapter->stats.last_vfgotc,
  2569. adapter->stats.vfgotc);
  2570. UPDATE_VF_COUNTER_32bit(IXGBE_VFMPRC, adapter->stats.last_vfmprc,
  2571. adapter->stats.vfmprc);
  2572. for (i = 0; i < adapter->num_rx_queues; i++) {
  2573. struct ixgbevf_ring *rx_ring = adapter->rx_ring[i];
  2574. hw_csum_rx_error += rx_ring->rx_stats.csum_err;
  2575. alloc_rx_page_failed += rx_ring->rx_stats.alloc_rx_page_failed;
  2576. alloc_rx_buff_failed += rx_ring->rx_stats.alloc_rx_buff_failed;
  2577. alloc_rx_page += rx_ring->rx_stats.alloc_rx_page;
  2578. }
  2579. adapter->hw_csum_rx_error = hw_csum_rx_error;
  2580. adapter->alloc_rx_page_failed = alloc_rx_page_failed;
  2581. adapter->alloc_rx_buff_failed = alloc_rx_buff_failed;
  2582. adapter->alloc_rx_page = alloc_rx_page;
  2583. }
  2584. /**
  2585. * ixgbevf_service_timer - Timer Call-back
  2586. * @t: pointer to timer_list struct
  2587. **/
  2588. static void ixgbevf_service_timer(struct timer_list *t)
  2589. {
  2590. struct ixgbevf_adapter *adapter = from_timer(adapter, t,
  2591. service_timer);
  2592. /* Reset the timer */
  2593. mod_timer(&adapter->service_timer, (HZ * 2) + jiffies);
  2594. ixgbevf_service_event_schedule(adapter);
  2595. }
  2596. static void ixgbevf_reset_subtask(struct ixgbevf_adapter *adapter)
  2597. {
  2598. if (!test_and_clear_bit(__IXGBEVF_RESET_REQUESTED, &adapter->state))
  2599. return;
  2600. rtnl_lock();
  2601. /* If we're already down or resetting, just bail */
  2602. if (test_bit(__IXGBEVF_DOWN, &adapter->state) ||
  2603. test_bit(__IXGBEVF_REMOVING, &adapter->state) ||
  2604. test_bit(__IXGBEVF_RESETTING, &adapter->state)) {
  2605. rtnl_unlock();
  2606. return;
  2607. }
  2608. adapter->tx_timeout_count++;
  2609. ixgbevf_reinit_locked(adapter);
  2610. rtnl_unlock();
  2611. }
  2612. /**
  2613. * ixgbevf_check_hang_subtask - check for hung queues and dropped interrupts
  2614. * @adapter: pointer to the device adapter structure
  2615. *
  2616. * This function serves two purposes. First it strobes the interrupt lines
  2617. * in order to make certain interrupts are occurring. Secondly it sets the
  2618. * bits needed to check for TX hangs. As a result we should immediately
  2619. * determine if a hang has occurred.
  2620. **/
  2621. static void ixgbevf_check_hang_subtask(struct ixgbevf_adapter *adapter)
  2622. {
  2623. struct ixgbe_hw *hw = &adapter->hw;
  2624. u32 eics = 0;
  2625. int i;
  2626. /* If we're down or resetting, just bail */
  2627. if (test_bit(__IXGBEVF_DOWN, &adapter->state) ||
  2628. test_bit(__IXGBEVF_RESETTING, &adapter->state))
  2629. return;
  2630. /* Force detection of hung controller */
  2631. if (netif_carrier_ok(adapter->netdev)) {
  2632. for (i = 0; i < adapter->num_tx_queues; i++)
  2633. set_check_for_tx_hang(adapter->tx_ring[i]);
  2634. for (i = 0; i < adapter->num_xdp_queues; i++)
  2635. set_check_for_tx_hang(adapter->xdp_ring[i]);
  2636. }
  2637. /* get one bit for every active Tx/Rx interrupt vector */
  2638. for (i = 0; i < adapter->num_msix_vectors - NON_Q_VECTORS; i++) {
  2639. struct ixgbevf_q_vector *qv = adapter->q_vector[i];
  2640. if (qv->rx.ring || qv->tx.ring)
  2641. eics |= BIT(i);
  2642. }
  2643. /* Cause software interrupt to ensure rings are cleaned */
  2644. IXGBE_WRITE_REG(hw, IXGBE_VTEICS, eics);
  2645. }
  2646. /**
  2647. * ixgbevf_watchdog_update_link - update the link status
  2648. * @adapter: pointer to the device adapter structure
  2649. **/
  2650. static void ixgbevf_watchdog_update_link(struct ixgbevf_adapter *adapter)
  2651. {
  2652. struct ixgbe_hw *hw = &adapter->hw;
  2653. u32 link_speed = adapter->link_speed;
  2654. bool link_up = adapter->link_up;
  2655. s32 err;
  2656. spin_lock_bh(&adapter->mbx_lock);
  2657. err = hw->mac.ops.check_link(hw, &link_speed, &link_up, false);
  2658. spin_unlock_bh(&adapter->mbx_lock);
  2659. /* if check for link returns error we will need to reset */
  2660. if (err && time_after(jiffies, adapter->last_reset + (10 * HZ))) {
  2661. set_bit(__IXGBEVF_RESET_REQUESTED, &adapter->state);
  2662. link_up = false;
  2663. }
  2664. adapter->link_up = link_up;
  2665. adapter->link_speed = link_speed;
  2666. }
  2667. /**
  2668. * ixgbevf_watchdog_link_is_up - update netif_carrier status and
  2669. * print link up message
  2670. * @adapter: pointer to the device adapter structure
  2671. **/
  2672. static void ixgbevf_watchdog_link_is_up(struct ixgbevf_adapter *adapter)
  2673. {
  2674. struct net_device *netdev = adapter->netdev;
  2675. /* only continue if link was previously down */
  2676. if (netif_carrier_ok(netdev))
  2677. return;
  2678. dev_info(&adapter->pdev->dev, "NIC Link is Up %s\n",
  2679. (adapter->link_speed == IXGBE_LINK_SPEED_10GB_FULL) ?
  2680. "10 Gbps" :
  2681. (adapter->link_speed == IXGBE_LINK_SPEED_1GB_FULL) ?
  2682. "1 Gbps" :
  2683. (adapter->link_speed == IXGBE_LINK_SPEED_100_FULL) ?
  2684. "100 Mbps" :
  2685. "unknown speed");
  2686. netif_carrier_on(netdev);
  2687. }
  2688. /**
  2689. * ixgbevf_watchdog_link_is_down - update netif_carrier status and
  2690. * print link down message
  2691. * @adapter: pointer to the adapter structure
  2692. **/
  2693. static void ixgbevf_watchdog_link_is_down(struct ixgbevf_adapter *adapter)
  2694. {
  2695. struct net_device *netdev = adapter->netdev;
  2696. adapter->link_speed = 0;
  2697. /* only continue if link was up previously */
  2698. if (!netif_carrier_ok(netdev))
  2699. return;
  2700. dev_info(&adapter->pdev->dev, "NIC Link is Down\n");
  2701. netif_carrier_off(netdev);
  2702. }
  2703. /**
  2704. * ixgbevf_watchdog_subtask - worker thread to bring link up
  2705. * @adapter: board private structure
  2706. **/
  2707. static void ixgbevf_watchdog_subtask(struct ixgbevf_adapter *adapter)
  2708. {
  2709. /* if interface is down do nothing */
  2710. if (test_bit(__IXGBEVF_DOWN, &adapter->state) ||
  2711. test_bit(__IXGBEVF_RESETTING, &adapter->state))
  2712. return;
  2713. ixgbevf_watchdog_update_link(adapter);
  2714. if (adapter->link_up)
  2715. ixgbevf_watchdog_link_is_up(adapter);
  2716. else
  2717. ixgbevf_watchdog_link_is_down(adapter);
  2718. ixgbevf_update_stats(adapter);
  2719. }
  2720. /**
  2721. * ixgbevf_service_task - manages and runs subtasks
  2722. * @work: pointer to work_struct containing our data
  2723. **/
  2724. static void ixgbevf_service_task(struct work_struct *work)
  2725. {
  2726. struct ixgbevf_adapter *adapter = container_of(work,
  2727. struct ixgbevf_adapter,
  2728. service_task);
  2729. struct ixgbe_hw *hw = &adapter->hw;
  2730. if (IXGBE_REMOVED(hw->hw_addr)) {
  2731. if (!test_bit(__IXGBEVF_DOWN, &adapter->state)) {
  2732. rtnl_lock();
  2733. ixgbevf_down(adapter);
  2734. rtnl_unlock();
  2735. }
  2736. return;
  2737. }
  2738. ixgbevf_queue_reset_subtask(adapter);
  2739. ixgbevf_reset_subtask(adapter);
  2740. ixgbevf_watchdog_subtask(adapter);
  2741. ixgbevf_check_hang_subtask(adapter);
  2742. ixgbevf_service_event_complete(adapter);
  2743. }
  2744. /**
  2745. * ixgbevf_free_tx_resources - Free Tx Resources per Queue
  2746. * @tx_ring: Tx descriptor ring for a specific queue
  2747. *
  2748. * Free all transmit software resources
  2749. **/
  2750. void ixgbevf_free_tx_resources(struct ixgbevf_ring *tx_ring)
  2751. {
  2752. ixgbevf_clean_tx_ring(tx_ring);
  2753. vfree(tx_ring->tx_buffer_info);
  2754. tx_ring->tx_buffer_info = NULL;
  2755. /* if not set, then don't free */
  2756. if (!tx_ring->desc)
  2757. return;
  2758. dma_free_coherent(tx_ring->dev, tx_ring->size, tx_ring->desc,
  2759. tx_ring->dma);
  2760. tx_ring->desc = NULL;
  2761. }
  2762. /**
  2763. * ixgbevf_free_all_tx_resources - Free Tx Resources for All Queues
  2764. * @adapter: board private structure
  2765. *
  2766. * Free all transmit software resources
  2767. **/
  2768. static void ixgbevf_free_all_tx_resources(struct ixgbevf_adapter *adapter)
  2769. {
  2770. int i;
  2771. for (i = 0; i < adapter->num_tx_queues; i++)
  2772. if (adapter->tx_ring[i]->desc)
  2773. ixgbevf_free_tx_resources(adapter->tx_ring[i]);
  2774. for (i = 0; i < adapter->num_xdp_queues; i++)
  2775. if (adapter->xdp_ring[i]->desc)
  2776. ixgbevf_free_tx_resources(adapter->xdp_ring[i]);
  2777. }
  2778. /**
  2779. * ixgbevf_setup_tx_resources - allocate Tx resources (Descriptors)
  2780. * @tx_ring: Tx descriptor ring (for a specific queue) to setup
  2781. *
  2782. * Return 0 on success, negative on failure
  2783. **/
  2784. int ixgbevf_setup_tx_resources(struct ixgbevf_ring *tx_ring)
  2785. {
  2786. struct ixgbevf_adapter *adapter = netdev_priv(tx_ring->netdev);
  2787. int size;
  2788. size = sizeof(struct ixgbevf_tx_buffer) * tx_ring->count;
  2789. tx_ring->tx_buffer_info = vmalloc(size);
  2790. if (!tx_ring->tx_buffer_info)
  2791. goto err;
  2792. u64_stats_init(&tx_ring->syncp);
  2793. /* round up to nearest 4K */
  2794. tx_ring->size = tx_ring->count * sizeof(union ixgbe_adv_tx_desc);
  2795. tx_ring->size = ALIGN(tx_ring->size, 4096);
  2796. tx_ring->desc = dma_alloc_coherent(tx_ring->dev, tx_ring->size,
  2797. &tx_ring->dma, GFP_KERNEL);
  2798. if (!tx_ring->desc)
  2799. goto err;
  2800. return 0;
  2801. err:
  2802. vfree(tx_ring->tx_buffer_info);
  2803. tx_ring->tx_buffer_info = NULL;
  2804. hw_dbg(&adapter->hw, "Unable to allocate memory for the transmit descriptor ring\n");
  2805. return -ENOMEM;
  2806. }
  2807. /**
  2808. * ixgbevf_setup_all_tx_resources - allocate all queues Tx resources
  2809. * @adapter: board private structure
  2810. *
  2811. * If this function returns with an error, then it's possible one or
  2812. * more of the rings is populated (while the rest are not). It is the
  2813. * callers duty to clean those orphaned rings.
  2814. *
  2815. * Return 0 on success, negative on failure
  2816. **/
  2817. static int ixgbevf_setup_all_tx_resources(struct ixgbevf_adapter *adapter)
  2818. {
  2819. int i, j = 0, err = 0;
  2820. for (i = 0; i < adapter->num_tx_queues; i++) {
  2821. err = ixgbevf_setup_tx_resources(adapter->tx_ring[i]);
  2822. if (!err)
  2823. continue;
  2824. hw_dbg(&adapter->hw, "Allocation for Tx Queue %u failed\n", i);
  2825. goto err_setup_tx;
  2826. }
  2827. for (j = 0; j < adapter->num_xdp_queues; j++) {
  2828. err = ixgbevf_setup_tx_resources(adapter->xdp_ring[j]);
  2829. if (!err)
  2830. continue;
  2831. hw_dbg(&adapter->hw, "Allocation for XDP Queue %u failed\n", j);
  2832. goto err_setup_tx;
  2833. }
  2834. return 0;
  2835. err_setup_tx:
  2836. /* rewind the index freeing the rings as we go */
  2837. while (j--)
  2838. ixgbevf_free_tx_resources(adapter->xdp_ring[j]);
  2839. while (i--)
  2840. ixgbevf_free_tx_resources(adapter->tx_ring[i]);
  2841. return err;
  2842. }
  2843. /**
  2844. * ixgbevf_setup_rx_resources - allocate Rx resources (Descriptors)
  2845. * @adapter: board private structure
  2846. * @rx_ring: Rx descriptor ring (for a specific queue) to setup
  2847. *
  2848. * Returns 0 on success, negative on failure
  2849. **/
  2850. int ixgbevf_setup_rx_resources(struct ixgbevf_adapter *adapter,
  2851. struct ixgbevf_ring *rx_ring)
  2852. {
  2853. int size;
  2854. size = sizeof(struct ixgbevf_rx_buffer) * rx_ring->count;
  2855. rx_ring->rx_buffer_info = vmalloc(size);
  2856. if (!rx_ring->rx_buffer_info)
  2857. goto err;
  2858. u64_stats_init(&rx_ring->syncp);
  2859. /* Round up to nearest 4K */
  2860. rx_ring->size = rx_ring->count * sizeof(union ixgbe_adv_rx_desc);
  2861. rx_ring->size = ALIGN(rx_ring->size, 4096);
  2862. rx_ring->desc = dma_alloc_coherent(rx_ring->dev, rx_ring->size,
  2863. &rx_ring->dma, GFP_KERNEL);
  2864. if (!rx_ring->desc)
  2865. goto err;
  2866. /* XDP RX-queue info */
  2867. if (xdp_rxq_info_reg(&rx_ring->xdp_rxq, adapter->netdev,
  2868. rx_ring->queue_index) < 0)
  2869. goto err;
  2870. rx_ring->xdp_prog = adapter->xdp_prog;
  2871. return 0;
  2872. err:
  2873. vfree(rx_ring->rx_buffer_info);
  2874. rx_ring->rx_buffer_info = NULL;
  2875. dev_err(rx_ring->dev, "Unable to allocate memory for the Rx descriptor ring\n");
  2876. return -ENOMEM;
  2877. }
  2878. /**
  2879. * ixgbevf_setup_all_rx_resources - allocate all queues Rx resources
  2880. * @adapter: board private structure
  2881. *
  2882. * If this function returns with an error, then it's possible one or
  2883. * more of the rings is populated (while the rest are not). It is the
  2884. * callers duty to clean those orphaned rings.
  2885. *
  2886. * Return 0 on success, negative on failure
  2887. **/
  2888. static int ixgbevf_setup_all_rx_resources(struct ixgbevf_adapter *adapter)
  2889. {
  2890. int i, err = 0;
  2891. for (i = 0; i < adapter->num_rx_queues; i++) {
  2892. err = ixgbevf_setup_rx_resources(adapter, adapter->rx_ring[i]);
  2893. if (!err)
  2894. continue;
  2895. hw_dbg(&adapter->hw, "Allocation for Rx Queue %u failed\n", i);
  2896. goto err_setup_rx;
  2897. }
  2898. return 0;
  2899. err_setup_rx:
  2900. /* rewind the index freeing the rings as we go */
  2901. while (i--)
  2902. ixgbevf_free_rx_resources(adapter->rx_ring[i]);
  2903. return err;
  2904. }
  2905. /**
  2906. * ixgbevf_free_rx_resources - Free Rx Resources
  2907. * @rx_ring: ring to clean the resources from
  2908. *
  2909. * Free all receive software resources
  2910. **/
  2911. void ixgbevf_free_rx_resources(struct ixgbevf_ring *rx_ring)
  2912. {
  2913. ixgbevf_clean_rx_ring(rx_ring);
  2914. rx_ring->xdp_prog = NULL;
  2915. xdp_rxq_info_unreg(&rx_ring->xdp_rxq);
  2916. vfree(rx_ring->rx_buffer_info);
  2917. rx_ring->rx_buffer_info = NULL;
  2918. dma_free_coherent(rx_ring->dev, rx_ring->size, rx_ring->desc,
  2919. rx_ring->dma);
  2920. rx_ring->desc = NULL;
  2921. }
  2922. /**
  2923. * ixgbevf_free_all_rx_resources - Free Rx Resources for All Queues
  2924. * @adapter: board private structure
  2925. *
  2926. * Free all receive software resources
  2927. **/
  2928. static void ixgbevf_free_all_rx_resources(struct ixgbevf_adapter *adapter)
  2929. {
  2930. int i;
  2931. for (i = 0; i < adapter->num_rx_queues; i++)
  2932. if (adapter->rx_ring[i]->desc)
  2933. ixgbevf_free_rx_resources(adapter->rx_ring[i]);
  2934. }
  2935. /**
  2936. * ixgbevf_open - Called when a network interface is made active
  2937. * @netdev: network interface device structure
  2938. *
  2939. * Returns 0 on success, negative value on failure
  2940. *
  2941. * The open entry point is called when a network interface is made
  2942. * active by the system (IFF_UP). At this point all resources needed
  2943. * for transmit and receive operations are allocated, the interrupt
  2944. * handler is registered with the OS, the watchdog timer is started,
  2945. * and the stack is notified that the interface is ready.
  2946. **/
  2947. int ixgbevf_open(struct net_device *netdev)
  2948. {
  2949. struct ixgbevf_adapter *adapter = netdev_priv(netdev);
  2950. struct ixgbe_hw *hw = &adapter->hw;
  2951. int err;
  2952. /* A previous failure to open the device because of a lack of
  2953. * available MSIX vector resources may have reset the number
  2954. * of msix vectors variable to zero. The only way to recover
  2955. * is to unload/reload the driver and hope that the system has
  2956. * been able to recover some MSIX vector resources.
  2957. */
  2958. if (!adapter->num_msix_vectors)
  2959. return -ENOMEM;
  2960. if (hw->adapter_stopped) {
  2961. ixgbevf_reset(adapter);
  2962. /* if adapter is still stopped then PF isn't up and
  2963. * the VF can't start.
  2964. */
  2965. if (hw->adapter_stopped) {
  2966. err = IXGBE_ERR_MBX;
  2967. pr_err("Unable to start - perhaps the PF Driver isn't up yet\n");
  2968. goto err_setup_reset;
  2969. }
  2970. }
  2971. /* disallow open during test */
  2972. if (test_bit(__IXGBEVF_TESTING, &adapter->state))
  2973. return -EBUSY;
  2974. netif_carrier_off(netdev);
  2975. /* allocate transmit descriptors */
  2976. err = ixgbevf_setup_all_tx_resources(adapter);
  2977. if (err)
  2978. goto err_setup_tx;
  2979. /* allocate receive descriptors */
  2980. err = ixgbevf_setup_all_rx_resources(adapter);
  2981. if (err)
  2982. goto err_setup_rx;
  2983. ixgbevf_configure(adapter);
  2984. err = ixgbevf_request_irq(adapter);
  2985. if (err)
  2986. goto err_req_irq;
  2987. /* Notify the stack of the actual queue counts. */
  2988. err = netif_set_real_num_tx_queues(netdev, adapter->num_tx_queues);
  2989. if (err)
  2990. goto err_set_queues;
  2991. err = netif_set_real_num_rx_queues(netdev, adapter->num_rx_queues);
  2992. if (err)
  2993. goto err_set_queues;
  2994. ixgbevf_up_complete(adapter);
  2995. return 0;
  2996. err_set_queues:
  2997. ixgbevf_free_irq(adapter);
  2998. err_req_irq:
  2999. ixgbevf_free_all_rx_resources(adapter);
  3000. err_setup_rx:
  3001. ixgbevf_free_all_tx_resources(adapter);
  3002. err_setup_tx:
  3003. ixgbevf_reset(adapter);
  3004. err_setup_reset:
  3005. return err;
  3006. }
  3007. /**
  3008. * ixgbevf_close_suspend - actions necessary to both suspend and close flows
  3009. * @adapter: the private adapter struct
  3010. *
  3011. * This function should contain the necessary work common to both suspending
  3012. * and closing of the device.
  3013. */
  3014. static void ixgbevf_close_suspend(struct ixgbevf_adapter *adapter)
  3015. {
  3016. ixgbevf_down(adapter);
  3017. ixgbevf_free_irq(adapter);
  3018. ixgbevf_free_all_tx_resources(adapter);
  3019. ixgbevf_free_all_rx_resources(adapter);
  3020. }
  3021. /**
  3022. * ixgbevf_close - Disables a network interface
  3023. * @netdev: network interface device structure
  3024. *
  3025. * Returns 0, this is not allowed to fail
  3026. *
  3027. * The close entry point is called when an interface is de-activated
  3028. * by the OS. The hardware is still under the drivers control, but
  3029. * needs to be disabled. A global MAC reset is issued to stop the
  3030. * hardware, and all transmit and receive resources are freed.
  3031. **/
  3032. int ixgbevf_close(struct net_device *netdev)
  3033. {
  3034. struct ixgbevf_adapter *adapter = netdev_priv(netdev);
  3035. if (netif_device_present(netdev))
  3036. ixgbevf_close_suspend(adapter);
  3037. return 0;
  3038. }
  3039. static void ixgbevf_queue_reset_subtask(struct ixgbevf_adapter *adapter)
  3040. {
  3041. struct net_device *dev = adapter->netdev;
  3042. if (!test_and_clear_bit(__IXGBEVF_QUEUE_RESET_REQUESTED,
  3043. &adapter->state))
  3044. return;
  3045. /* if interface is down do nothing */
  3046. if (test_bit(__IXGBEVF_DOWN, &adapter->state) ||
  3047. test_bit(__IXGBEVF_RESETTING, &adapter->state))
  3048. return;
  3049. /* Hardware has to reinitialize queues and interrupts to
  3050. * match packet buffer alignment. Unfortunately, the
  3051. * hardware is not flexible enough to do this dynamically.
  3052. */
  3053. rtnl_lock();
  3054. if (netif_running(dev))
  3055. ixgbevf_close(dev);
  3056. ixgbevf_clear_interrupt_scheme(adapter);
  3057. ixgbevf_init_interrupt_scheme(adapter);
  3058. if (netif_running(dev))
  3059. ixgbevf_open(dev);
  3060. rtnl_unlock();
  3061. }
  3062. static void ixgbevf_tx_ctxtdesc(struct ixgbevf_ring *tx_ring,
  3063. u32 vlan_macip_lens, u32 type_tucmd,
  3064. u32 mss_l4len_idx)
  3065. {
  3066. struct ixgbe_adv_tx_context_desc *context_desc;
  3067. u16 i = tx_ring->next_to_use;
  3068. context_desc = IXGBEVF_TX_CTXTDESC(tx_ring, i);
  3069. i++;
  3070. tx_ring->next_to_use = (i < tx_ring->count) ? i : 0;
  3071. /* set bits to identify this as an advanced context descriptor */
  3072. type_tucmd |= IXGBE_TXD_CMD_DEXT | IXGBE_ADVTXD_DTYP_CTXT;
  3073. context_desc->vlan_macip_lens = cpu_to_le32(vlan_macip_lens);
  3074. context_desc->seqnum_seed = 0;
  3075. context_desc->type_tucmd_mlhl = cpu_to_le32(type_tucmd);
  3076. context_desc->mss_l4len_idx = cpu_to_le32(mss_l4len_idx);
  3077. }
  3078. static int ixgbevf_tso(struct ixgbevf_ring *tx_ring,
  3079. struct ixgbevf_tx_buffer *first,
  3080. u8 *hdr_len)
  3081. {
  3082. u32 vlan_macip_lens, type_tucmd, mss_l4len_idx;
  3083. struct sk_buff *skb = first->skb;
  3084. union {
  3085. struct iphdr *v4;
  3086. struct ipv6hdr *v6;
  3087. unsigned char *hdr;
  3088. } ip;
  3089. union {
  3090. struct tcphdr *tcp;
  3091. unsigned char *hdr;
  3092. } l4;
  3093. u32 paylen, l4_offset;
  3094. int err;
  3095. if (skb->ip_summed != CHECKSUM_PARTIAL)
  3096. return 0;
  3097. if (!skb_is_gso(skb))
  3098. return 0;
  3099. err = skb_cow_head(skb, 0);
  3100. if (err < 0)
  3101. return err;
  3102. if (eth_p_mpls(first->protocol))
  3103. ip.hdr = skb_inner_network_header(skb);
  3104. else
  3105. ip.hdr = skb_network_header(skb);
  3106. l4.hdr = skb_checksum_start(skb);
  3107. /* ADV DTYP TUCMD MKRLOC/ISCSIHEDLEN */
  3108. type_tucmd = IXGBE_ADVTXD_TUCMD_L4T_TCP;
  3109. /* initialize outer IP header fields */
  3110. if (ip.v4->version == 4) {
  3111. unsigned char *csum_start = skb_checksum_start(skb);
  3112. unsigned char *trans_start = ip.hdr + (ip.v4->ihl * 4);
  3113. /* IP header will have to cancel out any data that
  3114. * is not a part of the outer IP header
  3115. */
  3116. ip.v4->check = csum_fold(csum_partial(trans_start,
  3117. csum_start - trans_start,
  3118. 0));
  3119. type_tucmd |= IXGBE_ADVTXD_TUCMD_IPV4;
  3120. ip.v4->tot_len = 0;
  3121. first->tx_flags |= IXGBE_TX_FLAGS_TSO |
  3122. IXGBE_TX_FLAGS_CSUM |
  3123. IXGBE_TX_FLAGS_IPV4;
  3124. } else {
  3125. ip.v6->payload_len = 0;
  3126. first->tx_flags |= IXGBE_TX_FLAGS_TSO |
  3127. IXGBE_TX_FLAGS_CSUM;
  3128. }
  3129. /* determine offset of inner transport header */
  3130. l4_offset = l4.hdr - skb->data;
  3131. /* compute length of segmentation header */
  3132. *hdr_len = (l4.tcp->doff * 4) + l4_offset;
  3133. /* remove payload length from inner checksum */
  3134. paylen = skb->len - l4_offset;
  3135. csum_replace_by_diff(&l4.tcp->check, htonl(paylen));
  3136. /* update gso size and bytecount with header size */
  3137. first->gso_segs = skb_shinfo(skb)->gso_segs;
  3138. first->bytecount += (first->gso_segs - 1) * *hdr_len;
  3139. /* mss_l4len_id: use 1 as index for TSO */
  3140. mss_l4len_idx = (*hdr_len - l4_offset) << IXGBE_ADVTXD_L4LEN_SHIFT;
  3141. mss_l4len_idx |= skb_shinfo(skb)->gso_size << IXGBE_ADVTXD_MSS_SHIFT;
  3142. mss_l4len_idx |= (1u << IXGBE_ADVTXD_IDX_SHIFT);
  3143. /* vlan_macip_lens: HEADLEN, MACLEN, VLAN tag */
  3144. vlan_macip_lens = l4.hdr - ip.hdr;
  3145. vlan_macip_lens |= (ip.hdr - skb->data) << IXGBE_ADVTXD_MACLEN_SHIFT;
  3146. vlan_macip_lens |= first->tx_flags & IXGBE_TX_FLAGS_VLAN_MASK;
  3147. ixgbevf_tx_ctxtdesc(tx_ring, vlan_macip_lens,
  3148. type_tucmd, mss_l4len_idx);
  3149. return 1;
  3150. }
  3151. static inline bool ixgbevf_ipv6_csum_is_sctp(struct sk_buff *skb)
  3152. {
  3153. unsigned int offset = 0;
  3154. ipv6_find_hdr(skb, &offset, IPPROTO_SCTP, NULL, NULL);
  3155. return offset == skb_checksum_start_offset(skb);
  3156. }
  3157. static void ixgbevf_tx_csum(struct ixgbevf_ring *tx_ring,
  3158. struct ixgbevf_tx_buffer *first)
  3159. {
  3160. struct sk_buff *skb = first->skb;
  3161. u32 vlan_macip_lens = 0;
  3162. u32 type_tucmd = 0;
  3163. if (skb->ip_summed != CHECKSUM_PARTIAL)
  3164. goto no_csum;
  3165. switch (skb->csum_offset) {
  3166. case offsetof(struct tcphdr, check):
  3167. type_tucmd = IXGBE_ADVTXD_TUCMD_L4T_TCP;
  3168. /* fall through */
  3169. case offsetof(struct udphdr, check):
  3170. break;
  3171. case offsetof(struct sctphdr, checksum):
  3172. /* validate that this is actually an SCTP request */
  3173. if (((first->protocol == htons(ETH_P_IP)) &&
  3174. (ip_hdr(skb)->protocol == IPPROTO_SCTP)) ||
  3175. ((first->protocol == htons(ETH_P_IPV6)) &&
  3176. ixgbevf_ipv6_csum_is_sctp(skb))) {
  3177. type_tucmd = IXGBE_ADVTXD_TUCMD_L4T_SCTP;
  3178. break;
  3179. }
  3180. /* fall through */
  3181. default:
  3182. skb_checksum_help(skb);
  3183. goto no_csum;
  3184. }
  3185. /* update TX checksum flag */
  3186. first->tx_flags |= IXGBE_TX_FLAGS_CSUM;
  3187. vlan_macip_lens = skb_checksum_start_offset(skb) -
  3188. skb_network_offset(skb);
  3189. no_csum:
  3190. /* vlan_macip_lens: MACLEN, VLAN tag */
  3191. vlan_macip_lens |= skb_network_offset(skb) << IXGBE_ADVTXD_MACLEN_SHIFT;
  3192. vlan_macip_lens |= first->tx_flags & IXGBE_TX_FLAGS_VLAN_MASK;
  3193. ixgbevf_tx_ctxtdesc(tx_ring, vlan_macip_lens, type_tucmd, 0);
  3194. }
  3195. static __le32 ixgbevf_tx_cmd_type(u32 tx_flags)
  3196. {
  3197. /* set type for advanced descriptor with frame checksum insertion */
  3198. __le32 cmd_type = cpu_to_le32(IXGBE_ADVTXD_DTYP_DATA |
  3199. IXGBE_ADVTXD_DCMD_IFCS |
  3200. IXGBE_ADVTXD_DCMD_DEXT);
  3201. /* set HW VLAN bit if VLAN is present */
  3202. if (tx_flags & IXGBE_TX_FLAGS_VLAN)
  3203. cmd_type |= cpu_to_le32(IXGBE_ADVTXD_DCMD_VLE);
  3204. /* set segmentation enable bits for TSO/FSO */
  3205. if (tx_flags & IXGBE_TX_FLAGS_TSO)
  3206. cmd_type |= cpu_to_le32(IXGBE_ADVTXD_DCMD_TSE);
  3207. return cmd_type;
  3208. }
  3209. static void ixgbevf_tx_olinfo_status(union ixgbe_adv_tx_desc *tx_desc,
  3210. u32 tx_flags, unsigned int paylen)
  3211. {
  3212. __le32 olinfo_status = cpu_to_le32(paylen << IXGBE_ADVTXD_PAYLEN_SHIFT);
  3213. /* enable L4 checksum for TSO and TX checksum offload */
  3214. if (tx_flags & IXGBE_TX_FLAGS_CSUM)
  3215. olinfo_status |= cpu_to_le32(IXGBE_ADVTXD_POPTS_TXSM);
  3216. /* enble IPv4 checksum for TSO */
  3217. if (tx_flags & IXGBE_TX_FLAGS_IPV4)
  3218. olinfo_status |= cpu_to_le32(IXGBE_ADVTXD_POPTS_IXSM);
  3219. /* use index 1 context for TSO/FSO/FCOE */
  3220. if (tx_flags & IXGBE_TX_FLAGS_TSO)
  3221. olinfo_status |= cpu_to_le32(1u << IXGBE_ADVTXD_IDX_SHIFT);
  3222. /* Check Context must be set if Tx switch is enabled, which it
  3223. * always is for case where virtual functions are running
  3224. */
  3225. olinfo_status |= cpu_to_le32(IXGBE_ADVTXD_CC);
  3226. tx_desc->read.olinfo_status = olinfo_status;
  3227. }
  3228. static void ixgbevf_tx_map(struct ixgbevf_ring *tx_ring,
  3229. struct ixgbevf_tx_buffer *first,
  3230. const u8 hdr_len)
  3231. {
  3232. struct sk_buff *skb = first->skb;
  3233. struct ixgbevf_tx_buffer *tx_buffer;
  3234. union ixgbe_adv_tx_desc *tx_desc;
  3235. struct skb_frag_struct *frag;
  3236. dma_addr_t dma;
  3237. unsigned int data_len, size;
  3238. u32 tx_flags = first->tx_flags;
  3239. __le32 cmd_type = ixgbevf_tx_cmd_type(tx_flags);
  3240. u16 i = tx_ring->next_to_use;
  3241. tx_desc = IXGBEVF_TX_DESC(tx_ring, i);
  3242. ixgbevf_tx_olinfo_status(tx_desc, tx_flags, skb->len - hdr_len);
  3243. size = skb_headlen(skb);
  3244. data_len = skb->data_len;
  3245. dma = dma_map_single(tx_ring->dev, skb->data, size, DMA_TO_DEVICE);
  3246. tx_buffer = first;
  3247. for (frag = &skb_shinfo(skb)->frags[0];; frag++) {
  3248. if (dma_mapping_error(tx_ring->dev, dma))
  3249. goto dma_error;
  3250. /* record length, and DMA address */
  3251. dma_unmap_len_set(tx_buffer, len, size);
  3252. dma_unmap_addr_set(tx_buffer, dma, dma);
  3253. tx_desc->read.buffer_addr = cpu_to_le64(dma);
  3254. while (unlikely(size > IXGBE_MAX_DATA_PER_TXD)) {
  3255. tx_desc->read.cmd_type_len =
  3256. cmd_type | cpu_to_le32(IXGBE_MAX_DATA_PER_TXD);
  3257. i++;
  3258. tx_desc++;
  3259. if (i == tx_ring->count) {
  3260. tx_desc = IXGBEVF_TX_DESC(tx_ring, 0);
  3261. i = 0;
  3262. }
  3263. tx_desc->read.olinfo_status = 0;
  3264. dma += IXGBE_MAX_DATA_PER_TXD;
  3265. size -= IXGBE_MAX_DATA_PER_TXD;
  3266. tx_desc->read.buffer_addr = cpu_to_le64(dma);
  3267. }
  3268. if (likely(!data_len))
  3269. break;
  3270. tx_desc->read.cmd_type_len = cmd_type | cpu_to_le32(size);
  3271. i++;
  3272. tx_desc++;
  3273. if (i == tx_ring->count) {
  3274. tx_desc = IXGBEVF_TX_DESC(tx_ring, 0);
  3275. i = 0;
  3276. }
  3277. tx_desc->read.olinfo_status = 0;
  3278. size = skb_frag_size(frag);
  3279. data_len -= size;
  3280. dma = skb_frag_dma_map(tx_ring->dev, frag, 0, size,
  3281. DMA_TO_DEVICE);
  3282. tx_buffer = &tx_ring->tx_buffer_info[i];
  3283. }
  3284. /* write last descriptor with RS and EOP bits */
  3285. cmd_type |= cpu_to_le32(size) | cpu_to_le32(IXGBE_TXD_CMD);
  3286. tx_desc->read.cmd_type_len = cmd_type;
  3287. /* set the timestamp */
  3288. first->time_stamp = jiffies;
  3289. /* Force memory writes to complete before letting h/w know there
  3290. * are new descriptors to fetch. (Only applicable for weak-ordered
  3291. * memory model archs, such as IA-64).
  3292. *
  3293. * We also need this memory barrier (wmb) to make certain all of the
  3294. * status bits have been updated before next_to_watch is written.
  3295. */
  3296. wmb();
  3297. /* set next_to_watch value indicating a packet is present */
  3298. first->next_to_watch = tx_desc;
  3299. i++;
  3300. if (i == tx_ring->count)
  3301. i = 0;
  3302. tx_ring->next_to_use = i;
  3303. /* notify HW of packet */
  3304. ixgbevf_write_tail(tx_ring, i);
  3305. return;
  3306. dma_error:
  3307. dev_err(tx_ring->dev, "TX DMA map failed\n");
  3308. tx_buffer = &tx_ring->tx_buffer_info[i];
  3309. /* clear dma mappings for failed tx_buffer_info map */
  3310. while (tx_buffer != first) {
  3311. if (dma_unmap_len(tx_buffer, len))
  3312. dma_unmap_page(tx_ring->dev,
  3313. dma_unmap_addr(tx_buffer, dma),
  3314. dma_unmap_len(tx_buffer, len),
  3315. DMA_TO_DEVICE);
  3316. dma_unmap_len_set(tx_buffer, len, 0);
  3317. if (i-- == 0)
  3318. i += tx_ring->count;
  3319. tx_buffer = &tx_ring->tx_buffer_info[i];
  3320. }
  3321. if (dma_unmap_len(tx_buffer, len))
  3322. dma_unmap_single(tx_ring->dev,
  3323. dma_unmap_addr(tx_buffer, dma),
  3324. dma_unmap_len(tx_buffer, len),
  3325. DMA_TO_DEVICE);
  3326. dma_unmap_len_set(tx_buffer, len, 0);
  3327. dev_kfree_skb_any(tx_buffer->skb);
  3328. tx_buffer->skb = NULL;
  3329. tx_ring->next_to_use = i;
  3330. }
  3331. static int __ixgbevf_maybe_stop_tx(struct ixgbevf_ring *tx_ring, int size)
  3332. {
  3333. netif_stop_subqueue(tx_ring->netdev, tx_ring->queue_index);
  3334. /* Herbert's original patch had:
  3335. * smp_mb__after_netif_stop_queue();
  3336. * but since that doesn't exist yet, just open code it.
  3337. */
  3338. smp_mb();
  3339. /* We need to check again in a case another CPU has just
  3340. * made room available.
  3341. */
  3342. if (likely(ixgbevf_desc_unused(tx_ring) < size))
  3343. return -EBUSY;
  3344. /* A reprieve! - use start_queue because it doesn't call schedule */
  3345. netif_start_subqueue(tx_ring->netdev, tx_ring->queue_index);
  3346. ++tx_ring->tx_stats.restart_queue;
  3347. return 0;
  3348. }
  3349. static int ixgbevf_maybe_stop_tx(struct ixgbevf_ring *tx_ring, int size)
  3350. {
  3351. if (likely(ixgbevf_desc_unused(tx_ring) >= size))
  3352. return 0;
  3353. return __ixgbevf_maybe_stop_tx(tx_ring, size);
  3354. }
  3355. static int ixgbevf_xmit_frame_ring(struct sk_buff *skb,
  3356. struct ixgbevf_ring *tx_ring)
  3357. {
  3358. struct ixgbevf_tx_buffer *first;
  3359. int tso;
  3360. u32 tx_flags = 0;
  3361. u16 count = TXD_USE_COUNT(skb_headlen(skb));
  3362. #if PAGE_SIZE > IXGBE_MAX_DATA_PER_TXD
  3363. unsigned short f;
  3364. #endif
  3365. u8 hdr_len = 0;
  3366. u8 *dst_mac = skb_header_pointer(skb, 0, 0, NULL);
  3367. if (!dst_mac || is_link_local_ether_addr(dst_mac)) {
  3368. dev_kfree_skb_any(skb);
  3369. return NETDEV_TX_OK;
  3370. }
  3371. /* need: 1 descriptor per page * PAGE_SIZE/IXGBE_MAX_DATA_PER_TXD,
  3372. * + 1 desc for skb_headlen/IXGBE_MAX_DATA_PER_TXD,
  3373. * + 2 desc gap to keep tail from touching head,
  3374. * + 1 desc for context descriptor,
  3375. * otherwise try next time
  3376. */
  3377. #if PAGE_SIZE > IXGBE_MAX_DATA_PER_TXD
  3378. for (f = 0; f < skb_shinfo(skb)->nr_frags; f++)
  3379. count += TXD_USE_COUNT(skb_shinfo(skb)->frags[f].size);
  3380. #else
  3381. count += skb_shinfo(skb)->nr_frags;
  3382. #endif
  3383. if (ixgbevf_maybe_stop_tx(tx_ring, count + 3)) {
  3384. tx_ring->tx_stats.tx_busy++;
  3385. return NETDEV_TX_BUSY;
  3386. }
  3387. /* record the location of the first descriptor for this packet */
  3388. first = &tx_ring->tx_buffer_info[tx_ring->next_to_use];
  3389. first->skb = skb;
  3390. first->bytecount = skb->len;
  3391. first->gso_segs = 1;
  3392. if (skb_vlan_tag_present(skb)) {
  3393. tx_flags |= skb_vlan_tag_get(skb);
  3394. tx_flags <<= IXGBE_TX_FLAGS_VLAN_SHIFT;
  3395. tx_flags |= IXGBE_TX_FLAGS_VLAN;
  3396. }
  3397. /* record initial flags and protocol */
  3398. first->tx_flags = tx_flags;
  3399. first->protocol = vlan_get_protocol(skb);
  3400. tso = ixgbevf_tso(tx_ring, first, &hdr_len);
  3401. if (tso < 0)
  3402. goto out_drop;
  3403. else if (!tso)
  3404. ixgbevf_tx_csum(tx_ring, first);
  3405. ixgbevf_tx_map(tx_ring, first, hdr_len);
  3406. ixgbevf_maybe_stop_tx(tx_ring, DESC_NEEDED);
  3407. return NETDEV_TX_OK;
  3408. out_drop:
  3409. dev_kfree_skb_any(first->skb);
  3410. first->skb = NULL;
  3411. return NETDEV_TX_OK;
  3412. }
  3413. static netdev_tx_t ixgbevf_xmit_frame(struct sk_buff *skb, struct net_device *netdev)
  3414. {
  3415. struct ixgbevf_adapter *adapter = netdev_priv(netdev);
  3416. struct ixgbevf_ring *tx_ring;
  3417. if (skb->len <= 0) {
  3418. dev_kfree_skb_any(skb);
  3419. return NETDEV_TX_OK;
  3420. }
  3421. /* The minimum packet size for olinfo paylen is 17 so pad the skb
  3422. * in order to meet this minimum size requirement.
  3423. */
  3424. if (skb->len < 17) {
  3425. if (skb_padto(skb, 17))
  3426. return NETDEV_TX_OK;
  3427. skb->len = 17;
  3428. }
  3429. tx_ring = adapter->tx_ring[skb->queue_mapping];
  3430. return ixgbevf_xmit_frame_ring(skb, tx_ring);
  3431. }
  3432. /**
  3433. * ixgbevf_set_mac - Change the Ethernet Address of the NIC
  3434. * @netdev: network interface device structure
  3435. * @p: pointer to an address structure
  3436. *
  3437. * Returns 0 on success, negative on failure
  3438. **/
  3439. static int ixgbevf_set_mac(struct net_device *netdev, void *p)
  3440. {
  3441. struct ixgbevf_adapter *adapter = netdev_priv(netdev);
  3442. struct ixgbe_hw *hw = &adapter->hw;
  3443. struct sockaddr *addr = p;
  3444. int err;
  3445. if (!is_valid_ether_addr(addr->sa_data))
  3446. return -EADDRNOTAVAIL;
  3447. spin_lock_bh(&adapter->mbx_lock);
  3448. err = hw->mac.ops.set_rar(hw, 0, addr->sa_data, 0);
  3449. spin_unlock_bh(&adapter->mbx_lock);
  3450. if (err)
  3451. return -EPERM;
  3452. ether_addr_copy(hw->mac.addr, addr->sa_data);
  3453. ether_addr_copy(hw->mac.perm_addr, addr->sa_data);
  3454. ether_addr_copy(netdev->dev_addr, addr->sa_data);
  3455. return 0;
  3456. }
  3457. /**
  3458. * ixgbevf_change_mtu - Change the Maximum Transfer Unit
  3459. * @netdev: network interface device structure
  3460. * @new_mtu: new value for maximum frame size
  3461. *
  3462. * Returns 0 on success, negative on failure
  3463. **/
  3464. static int ixgbevf_change_mtu(struct net_device *netdev, int new_mtu)
  3465. {
  3466. struct ixgbevf_adapter *adapter = netdev_priv(netdev);
  3467. struct ixgbe_hw *hw = &adapter->hw;
  3468. int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN;
  3469. int ret;
  3470. /* prevent MTU being changed to a size unsupported by XDP */
  3471. if (adapter->xdp_prog) {
  3472. dev_warn(&adapter->pdev->dev, "MTU cannot be changed while XDP program is loaded\n");
  3473. return -EPERM;
  3474. }
  3475. spin_lock_bh(&adapter->mbx_lock);
  3476. /* notify the PF of our intent to use this size of frame */
  3477. ret = hw->mac.ops.set_rlpml(hw, max_frame);
  3478. spin_unlock_bh(&adapter->mbx_lock);
  3479. if (ret)
  3480. return -EINVAL;
  3481. hw_dbg(hw, "changing MTU from %d to %d\n",
  3482. netdev->mtu, new_mtu);
  3483. /* must set new MTU before calling down or up */
  3484. netdev->mtu = new_mtu;
  3485. if (netif_running(netdev))
  3486. ixgbevf_reinit_locked(adapter);
  3487. return 0;
  3488. }
  3489. #ifdef CONFIG_NET_POLL_CONTROLLER
  3490. /* Polling 'interrupt' - used by things like netconsole to send skbs
  3491. * without having to re-enable interrupts. It's not called while
  3492. * the interrupt routine is executing.
  3493. */
  3494. static void ixgbevf_netpoll(struct net_device *netdev)
  3495. {
  3496. struct ixgbevf_adapter *adapter = netdev_priv(netdev);
  3497. int i;
  3498. /* if interface is down do nothing */
  3499. if (test_bit(__IXGBEVF_DOWN, &adapter->state))
  3500. return;
  3501. for (i = 0; i < adapter->num_rx_queues; i++)
  3502. ixgbevf_msix_clean_rings(0, adapter->q_vector[i]);
  3503. }
  3504. #endif /* CONFIG_NET_POLL_CONTROLLER */
  3505. static int ixgbevf_suspend(struct pci_dev *pdev, pm_message_t state)
  3506. {
  3507. struct net_device *netdev = pci_get_drvdata(pdev);
  3508. struct ixgbevf_adapter *adapter = netdev_priv(netdev);
  3509. #ifdef CONFIG_PM
  3510. int retval = 0;
  3511. #endif
  3512. rtnl_lock();
  3513. netif_device_detach(netdev);
  3514. if (netif_running(netdev))
  3515. ixgbevf_close_suspend(adapter);
  3516. ixgbevf_clear_interrupt_scheme(adapter);
  3517. rtnl_unlock();
  3518. #ifdef CONFIG_PM
  3519. retval = pci_save_state(pdev);
  3520. if (retval)
  3521. return retval;
  3522. #endif
  3523. if (!test_and_set_bit(__IXGBEVF_DISABLED, &adapter->state))
  3524. pci_disable_device(pdev);
  3525. return 0;
  3526. }
  3527. #ifdef CONFIG_PM
  3528. static int ixgbevf_resume(struct pci_dev *pdev)
  3529. {
  3530. struct net_device *netdev = pci_get_drvdata(pdev);
  3531. struct ixgbevf_adapter *adapter = netdev_priv(netdev);
  3532. u32 err;
  3533. pci_restore_state(pdev);
  3534. /* pci_restore_state clears dev->state_saved so call
  3535. * pci_save_state to restore it.
  3536. */
  3537. pci_save_state(pdev);
  3538. err = pci_enable_device_mem(pdev);
  3539. if (err) {
  3540. dev_err(&pdev->dev, "Cannot enable PCI device from suspend\n");
  3541. return err;
  3542. }
  3543. adapter->hw.hw_addr = adapter->io_addr;
  3544. smp_mb__before_atomic();
  3545. clear_bit(__IXGBEVF_DISABLED, &adapter->state);
  3546. pci_set_master(pdev);
  3547. ixgbevf_reset(adapter);
  3548. rtnl_lock();
  3549. err = ixgbevf_init_interrupt_scheme(adapter);
  3550. if (!err && netif_running(netdev))
  3551. err = ixgbevf_open(netdev);
  3552. rtnl_unlock();
  3553. if (err)
  3554. return err;
  3555. netif_device_attach(netdev);
  3556. return err;
  3557. }
  3558. #endif /* CONFIG_PM */
  3559. static void ixgbevf_shutdown(struct pci_dev *pdev)
  3560. {
  3561. ixgbevf_suspend(pdev, PMSG_SUSPEND);
  3562. }
  3563. static void ixgbevf_get_tx_ring_stats(struct rtnl_link_stats64 *stats,
  3564. const struct ixgbevf_ring *ring)
  3565. {
  3566. u64 bytes, packets;
  3567. unsigned int start;
  3568. if (ring) {
  3569. do {
  3570. start = u64_stats_fetch_begin_irq(&ring->syncp);
  3571. bytes = ring->stats.bytes;
  3572. packets = ring->stats.packets;
  3573. } while (u64_stats_fetch_retry_irq(&ring->syncp, start));
  3574. stats->tx_bytes += bytes;
  3575. stats->tx_packets += packets;
  3576. }
  3577. }
  3578. static void ixgbevf_get_stats(struct net_device *netdev,
  3579. struct rtnl_link_stats64 *stats)
  3580. {
  3581. struct ixgbevf_adapter *adapter = netdev_priv(netdev);
  3582. unsigned int start;
  3583. u64 bytes, packets;
  3584. const struct ixgbevf_ring *ring;
  3585. int i;
  3586. ixgbevf_update_stats(adapter);
  3587. stats->multicast = adapter->stats.vfmprc - adapter->stats.base_vfmprc;
  3588. rcu_read_lock();
  3589. for (i = 0; i < adapter->num_rx_queues; i++) {
  3590. ring = adapter->rx_ring[i];
  3591. do {
  3592. start = u64_stats_fetch_begin_irq(&ring->syncp);
  3593. bytes = ring->stats.bytes;
  3594. packets = ring->stats.packets;
  3595. } while (u64_stats_fetch_retry_irq(&ring->syncp, start));
  3596. stats->rx_bytes += bytes;
  3597. stats->rx_packets += packets;
  3598. }
  3599. for (i = 0; i < adapter->num_tx_queues; i++) {
  3600. ring = adapter->tx_ring[i];
  3601. ixgbevf_get_tx_ring_stats(stats, ring);
  3602. }
  3603. for (i = 0; i < adapter->num_xdp_queues; i++) {
  3604. ring = adapter->xdp_ring[i];
  3605. ixgbevf_get_tx_ring_stats(stats, ring);
  3606. }
  3607. rcu_read_unlock();
  3608. }
  3609. #define IXGBEVF_MAX_MAC_HDR_LEN 127
  3610. #define IXGBEVF_MAX_NETWORK_HDR_LEN 511
  3611. static netdev_features_t
  3612. ixgbevf_features_check(struct sk_buff *skb, struct net_device *dev,
  3613. netdev_features_t features)
  3614. {
  3615. unsigned int network_hdr_len, mac_hdr_len;
  3616. /* Make certain the headers can be described by a context descriptor */
  3617. mac_hdr_len = skb_network_header(skb) - skb->data;
  3618. if (unlikely(mac_hdr_len > IXGBEVF_MAX_MAC_HDR_LEN))
  3619. return features & ~(NETIF_F_HW_CSUM |
  3620. NETIF_F_SCTP_CRC |
  3621. NETIF_F_HW_VLAN_CTAG_TX |
  3622. NETIF_F_TSO |
  3623. NETIF_F_TSO6);
  3624. network_hdr_len = skb_checksum_start(skb) - skb_network_header(skb);
  3625. if (unlikely(network_hdr_len > IXGBEVF_MAX_NETWORK_HDR_LEN))
  3626. return features & ~(NETIF_F_HW_CSUM |
  3627. NETIF_F_SCTP_CRC |
  3628. NETIF_F_TSO |
  3629. NETIF_F_TSO6);
  3630. /* We can only support IPV4 TSO in tunnels if we can mangle the
  3631. * inner IP ID field, so strip TSO if MANGLEID is not supported.
  3632. */
  3633. if (skb->encapsulation && !(features & NETIF_F_TSO_MANGLEID))
  3634. features &= ~NETIF_F_TSO;
  3635. return features;
  3636. }
  3637. static int ixgbevf_xdp_setup(struct net_device *dev, struct bpf_prog *prog)
  3638. {
  3639. int i, frame_size = dev->mtu + ETH_HLEN + ETH_FCS_LEN + VLAN_HLEN;
  3640. struct ixgbevf_adapter *adapter = netdev_priv(dev);
  3641. struct bpf_prog *old_prog;
  3642. /* verify ixgbevf ring attributes are sufficient for XDP */
  3643. for (i = 0; i < adapter->num_rx_queues; i++) {
  3644. struct ixgbevf_ring *ring = adapter->rx_ring[i];
  3645. if (frame_size > ixgbevf_rx_bufsz(ring))
  3646. return -EINVAL;
  3647. }
  3648. old_prog = xchg(&adapter->xdp_prog, prog);
  3649. /* If transitioning XDP modes reconfigure rings */
  3650. if (!!prog != !!old_prog) {
  3651. /* Hardware has to reinitialize queues and interrupts to
  3652. * match packet buffer alignment. Unfortunately, the
  3653. * hardware is not flexible enough to do this dynamically.
  3654. */
  3655. if (netif_running(dev))
  3656. ixgbevf_close(dev);
  3657. ixgbevf_clear_interrupt_scheme(adapter);
  3658. ixgbevf_init_interrupt_scheme(adapter);
  3659. if (netif_running(dev))
  3660. ixgbevf_open(dev);
  3661. } else {
  3662. for (i = 0; i < adapter->num_rx_queues; i++)
  3663. xchg(&adapter->rx_ring[i]->xdp_prog, adapter->xdp_prog);
  3664. }
  3665. if (old_prog)
  3666. bpf_prog_put(old_prog);
  3667. return 0;
  3668. }
  3669. static int ixgbevf_xdp(struct net_device *dev, struct netdev_bpf *xdp)
  3670. {
  3671. struct ixgbevf_adapter *adapter = netdev_priv(dev);
  3672. switch (xdp->command) {
  3673. case XDP_SETUP_PROG:
  3674. return ixgbevf_xdp_setup(dev, xdp->prog);
  3675. case XDP_QUERY_PROG:
  3676. xdp->prog_attached = !!(adapter->xdp_prog);
  3677. xdp->prog_id = adapter->xdp_prog ?
  3678. adapter->xdp_prog->aux->id : 0;
  3679. return 0;
  3680. default:
  3681. return -EINVAL;
  3682. }
  3683. }
  3684. static const struct net_device_ops ixgbevf_netdev_ops = {
  3685. .ndo_open = ixgbevf_open,
  3686. .ndo_stop = ixgbevf_close,
  3687. .ndo_start_xmit = ixgbevf_xmit_frame,
  3688. .ndo_set_rx_mode = ixgbevf_set_rx_mode,
  3689. .ndo_get_stats64 = ixgbevf_get_stats,
  3690. .ndo_validate_addr = eth_validate_addr,
  3691. .ndo_set_mac_address = ixgbevf_set_mac,
  3692. .ndo_change_mtu = ixgbevf_change_mtu,
  3693. .ndo_tx_timeout = ixgbevf_tx_timeout,
  3694. .ndo_vlan_rx_add_vid = ixgbevf_vlan_rx_add_vid,
  3695. .ndo_vlan_rx_kill_vid = ixgbevf_vlan_rx_kill_vid,
  3696. #ifdef CONFIG_NET_POLL_CONTROLLER
  3697. .ndo_poll_controller = ixgbevf_netpoll,
  3698. #endif
  3699. .ndo_features_check = ixgbevf_features_check,
  3700. .ndo_bpf = ixgbevf_xdp,
  3701. };
  3702. static void ixgbevf_assign_netdev_ops(struct net_device *dev)
  3703. {
  3704. dev->netdev_ops = &ixgbevf_netdev_ops;
  3705. ixgbevf_set_ethtool_ops(dev);
  3706. dev->watchdog_timeo = 5 * HZ;
  3707. }
  3708. /**
  3709. * ixgbevf_probe - Device Initialization Routine
  3710. * @pdev: PCI device information struct
  3711. * @ent: entry in ixgbevf_pci_tbl
  3712. *
  3713. * Returns 0 on success, negative on failure
  3714. *
  3715. * ixgbevf_probe initializes an adapter identified by a pci_dev structure.
  3716. * The OS initialization, configuring of the adapter private structure,
  3717. * and a hardware reset occur.
  3718. **/
  3719. static int ixgbevf_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  3720. {
  3721. struct net_device *netdev;
  3722. struct ixgbevf_adapter *adapter = NULL;
  3723. struct ixgbe_hw *hw = NULL;
  3724. const struct ixgbevf_info *ii = ixgbevf_info_tbl[ent->driver_data];
  3725. int err, pci_using_dac;
  3726. bool disable_dev = false;
  3727. err = pci_enable_device(pdev);
  3728. if (err)
  3729. return err;
  3730. if (!dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(64))) {
  3731. pci_using_dac = 1;
  3732. } else {
  3733. err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32));
  3734. if (err) {
  3735. dev_err(&pdev->dev, "No usable DMA configuration, aborting\n");
  3736. goto err_dma;
  3737. }
  3738. pci_using_dac = 0;
  3739. }
  3740. err = pci_request_regions(pdev, ixgbevf_driver_name);
  3741. if (err) {
  3742. dev_err(&pdev->dev, "pci_request_regions failed 0x%x\n", err);
  3743. goto err_pci_reg;
  3744. }
  3745. pci_set_master(pdev);
  3746. netdev = alloc_etherdev_mq(sizeof(struct ixgbevf_adapter),
  3747. MAX_TX_QUEUES);
  3748. if (!netdev) {
  3749. err = -ENOMEM;
  3750. goto err_alloc_etherdev;
  3751. }
  3752. SET_NETDEV_DEV(netdev, &pdev->dev);
  3753. adapter = netdev_priv(netdev);
  3754. adapter->netdev = netdev;
  3755. adapter->pdev = pdev;
  3756. hw = &adapter->hw;
  3757. hw->back = adapter;
  3758. adapter->msg_enable = netif_msg_init(debug, DEFAULT_MSG_ENABLE);
  3759. /* call save state here in standalone driver because it relies on
  3760. * adapter struct to exist, and needs to call netdev_priv
  3761. */
  3762. pci_save_state(pdev);
  3763. hw->hw_addr = ioremap(pci_resource_start(pdev, 0),
  3764. pci_resource_len(pdev, 0));
  3765. adapter->io_addr = hw->hw_addr;
  3766. if (!hw->hw_addr) {
  3767. err = -EIO;
  3768. goto err_ioremap;
  3769. }
  3770. ixgbevf_assign_netdev_ops(netdev);
  3771. /* Setup HW API */
  3772. memcpy(&hw->mac.ops, ii->mac_ops, sizeof(hw->mac.ops));
  3773. hw->mac.type = ii->mac;
  3774. memcpy(&hw->mbx.ops, &ixgbevf_mbx_ops,
  3775. sizeof(struct ixgbe_mbx_operations));
  3776. /* setup the private structure */
  3777. err = ixgbevf_sw_init(adapter);
  3778. if (err)
  3779. goto err_sw_init;
  3780. /* The HW MAC address was set and/or determined in sw_init */
  3781. if (!is_valid_ether_addr(netdev->dev_addr)) {
  3782. pr_err("invalid MAC address\n");
  3783. err = -EIO;
  3784. goto err_sw_init;
  3785. }
  3786. netdev->hw_features = NETIF_F_SG |
  3787. NETIF_F_TSO |
  3788. NETIF_F_TSO6 |
  3789. NETIF_F_RXCSUM |
  3790. NETIF_F_HW_CSUM |
  3791. NETIF_F_SCTP_CRC;
  3792. #define IXGBEVF_GSO_PARTIAL_FEATURES (NETIF_F_GSO_GRE | \
  3793. NETIF_F_GSO_GRE_CSUM | \
  3794. NETIF_F_GSO_IPXIP4 | \
  3795. NETIF_F_GSO_IPXIP6 | \
  3796. NETIF_F_GSO_UDP_TUNNEL | \
  3797. NETIF_F_GSO_UDP_TUNNEL_CSUM)
  3798. netdev->gso_partial_features = IXGBEVF_GSO_PARTIAL_FEATURES;
  3799. netdev->hw_features |= NETIF_F_GSO_PARTIAL |
  3800. IXGBEVF_GSO_PARTIAL_FEATURES;
  3801. netdev->features = netdev->hw_features;
  3802. if (pci_using_dac)
  3803. netdev->features |= NETIF_F_HIGHDMA;
  3804. netdev->vlan_features |= netdev->features | NETIF_F_TSO_MANGLEID;
  3805. netdev->mpls_features |= NETIF_F_SG |
  3806. NETIF_F_TSO |
  3807. NETIF_F_TSO6 |
  3808. NETIF_F_HW_CSUM;
  3809. netdev->mpls_features |= IXGBEVF_GSO_PARTIAL_FEATURES;
  3810. netdev->hw_enc_features |= netdev->vlan_features;
  3811. /* set this bit last since it cannot be part of vlan_features */
  3812. netdev->features |= NETIF_F_HW_VLAN_CTAG_FILTER |
  3813. NETIF_F_HW_VLAN_CTAG_RX |
  3814. NETIF_F_HW_VLAN_CTAG_TX;
  3815. netdev->priv_flags |= IFF_UNICAST_FLT;
  3816. /* MTU range: 68 - 1504 or 9710 */
  3817. netdev->min_mtu = ETH_MIN_MTU;
  3818. switch (adapter->hw.api_version) {
  3819. case ixgbe_mbox_api_11:
  3820. case ixgbe_mbox_api_12:
  3821. case ixgbe_mbox_api_13:
  3822. netdev->max_mtu = IXGBE_MAX_JUMBO_FRAME_SIZE -
  3823. (ETH_HLEN + ETH_FCS_LEN);
  3824. break;
  3825. default:
  3826. if (adapter->hw.mac.type != ixgbe_mac_82599_vf)
  3827. netdev->max_mtu = IXGBE_MAX_JUMBO_FRAME_SIZE -
  3828. (ETH_HLEN + ETH_FCS_LEN);
  3829. else
  3830. netdev->max_mtu = ETH_DATA_LEN + ETH_FCS_LEN;
  3831. break;
  3832. }
  3833. if (IXGBE_REMOVED(hw->hw_addr)) {
  3834. err = -EIO;
  3835. goto err_sw_init;
  3836. }
  3837. timer_setup(&adapter->service_timer, ixgbevf_service_timer, 0);
  3838. INIT_WORK(&adapter->service_task, ixgbevf_service_task);
  3839. set_bit(__IXGBEVF_SERVICE_INITED, &adapter->state);
  3840. clear_bit(__IXGBEVF_SERVICE_SCHED, &adapter->state);
  3841. err = ixgbevf_init_interrupt_scheme(adapter);
  3842. if (err)
  3843. goto err_sw_init;
  3844. strcpy(netdev->name, "eth%d");
  3845. err = register_netdev(netdev);
  3846. if (err)
  3847. goto err_register;
  3848. pci_set_drvdata(pdev, netdev);
  3849. netif_carrier_off(netdev);
  3850. ixgbevf_init_last_counter_stats(adapter);
  3851. /* print the VF info */
  3852. dev_info(&pdev->dev, "%pM\n", netdev->dev_addr);
  3853. dev_info(&pdev->dev, "MAC: %d\n", hw->mac.type);
  3854. switch (hw->mac.type) {
  3855. case ixgbe_mac_X550_vf:
  3856. dev_info(&pdev->dev, "Intel(R) X550 Virtual Function\n");
  3857. break;
  3858. case ixgbe_mac_X540_vf:
  3859. dev_info(&pdev->dev, "Intel(R) X540 Virtual Function\n");
  3860. break;
  3861. case ixgbe_mac_82599_vf:
  3862. default:
  3863. dev_info(&pdev->dev, "Intel(R) 82599 Virtual Function\n");
  3864. break;
  3865. }
  3866. return 0;
  3867. err_register:
  3868. ixgbevf_clear_interrupt_scheme(adapter);
  3869. err_sw_init:
  3870. ixgbevf_reset_interrupt_capability(adapter);
  3871. iounmap(adapter->io_addr);
  3872. kfree(adapter->rss_key);
  3873. err_ioremap:
  3874. disable_dev = !test_and_set_bit(__IXGBEVF_DISABLED, &adapter->state);
  3875. free_netdev(netdev);
  3876. err_alloc_etherdev:
  3877. pci_release_regions(pdev);
  3878. err_pci_reg:
  3879. err_dma:
  3880. if (!adapter || disable_dev)
  3881. pci_disable_device(pdev);
  3882. return err;
  3883. }
  3884. /**
  3885. * ixgbevf_remove - Device Removal Routine
  3886. * @pdev: PCI device information struct
  3887. *
  3888. * ixgbevf_remove is called by the PCI subsystem to alert the driver
  3889. * that it should release a PCI device. The could be caused by a
  3890. * Hot-Plug event, or because the driver is going to be removed from
  3891. * memory.
  3892. **/
  3893. static void ixgbevf_remove(struct pci_dev *pdev)
  3894. {
  3895. struct net_device *netdev = pci_get_drvdata(pdev);
  3896. struct ixgbevf_adapter *adapter;
  3897. bool disable_dev;
  3898. if (!netdev)
  3899. return;
  3900. adapter = netdev_priv(netdev);
  3901. set_bit(__IXGBEVF_REMOVING, &adapter->state);
  3902. cancel_work_sync(&adapter->service_task);
  3903. if (netdev->reg_state == NETREG_REGISTERED)
  3904. unregister_netdev(netdev);
  3905. ixgbevf_clear_interrupt_scheme(adapter);
  3906. ixgbevf_reset_interrupt_capability(adapter);
  3907. iounmap(adapter->io_addr);
  3908. pci_release_regions(pdev);
  3909. hw_dbg(&adapter->hw, "Remove complete\n");
  3910. kfree(adapter->rss_key);
  3911. disable_dev = !test_and_set_bit(__IXGBEVF_DISABLED, &adapter->state);
  3912. free_netdev(netdev);
  3913. if (disable_dev)
  3914. pci_disable_device(pdev);
  3915. }
  3916. /**
  3917. * ixgbevf_io_error_detected - called when PCI error is detected
  3918. * @pdev: Pointer to PCI device
  3919. * @state: The current pci connection state
  3920. *
  3921. * This function is called after a PCI bus error affecting
  3922. * this device has been detected.
  3923. **/
  3924. static pci_ers_result_t ixgbevf_io_error_detected(struct pci_dev *pdev,
  3925. pci_channel_state_t state)
  3926. {
  3927. struct net_device *netdev = pci_get_drvdata(pdev);
  3928. struct ixgbevf_adapter *adapter = netdev_priv(netdev);
  3929. if (!test_bit(__IXGBEVF_SERVICE_INITED, &adapter->state))
  3930. return PCI_ERS_RESULT_DISCONNECT;
  3931. rtnl_lock();
  3932. netif_device_detach(netdev);
  3933. if (netif_running(netdev))
  3934. ixgbevf_close_suspend(adapter);
  3935. if (state == pci_channel_io_perm_failure) {
  3936. rtnl_unlock();
  3937. return PCI_ERS_RESULT_DISCONNECT;
  3938. }
  3939. if (!test_and_set_bit(__IXGBEVF_DISABLED, &adapter->state))
  3940. pci_disable_device(pdev);
  3941. rtnl_unlock();
  3942. /* Request a slot slot reset. */
  3943. return PCI_ERS_RESULT_NEED_RESET;
  3944. }
  3945. /**
  3946. * ixgbevf_io_slot_reset - called after the pci bus has been reset.
  3947. * @pdev: Pointer to PCI device
  3948. *
  3949. * Restart the card from scratch, as if from a cold-boot. Implementation
  3950. * resembles the first-half of the ixgbevf_resume routine.
  3951. **/
  3952. static pci_ers_result_t ixgbevf_io_slot_reset(struct pci_dev *pdev)
  3953. {
  3954. struct net_device *netdev = pci_get_drvdata(pdev);
  3955. struct ixgbevf_adapter *adapter = netdev_priv(netdev);
  3956. if (pci_enable_device_mem(pdev)) {
  3957. dev_err(&pdev->dev,
  3958. "Cannot re-enable PCI device after reset.\n");
  3959. return PCI_ERS_RESULT_DISCONNECT;
  3960. }
  3961. adapter->hw.hw_addr = adapter->io_addr;
  3962. smp_mb__before_atomic();
  3963. clear_bit(__IXGBEVF_DISABLED, &adapter->state);
  3964. pci_set_master(pdev);
  3965. ixgbevf_reset(adapter);
  3966. return PCI_ERS_RESULT_RECOVERED;
  3967. }
  3968. /**
  3969. * ixgbevf_io_resume - called when traffic can start flowing again.
  3970. * @pdev: Pointer to PCI device
  3971. *
  3972. * This callback is called when the error recovery driver tells us that
  3973. * its OK to resume normal operation. Implementation resembles the
  3974. * second-half of the ixgbevf_resume routine.
  3975. **/
  3976. static void ixgbevf_io_resume(struct pci_dev *pdev)
  3977. {
  3978. struct net_device *netdev = pci_get_drvdata(pdev);
  3979. rtnl_lock();
  3980. if (netif_running(netdev))
  3981. ixgbevf_open(netdev);
  3982. netif_device_attach(netdev);
  3983. rtnl_unlock();
  3984. }
  3985. /* PCI Error Recovery (ERS) */
  3986. static const struct pci_error_handlers ixgbevf_err_handler = {
  3987. .error_detected = ixgbevf_io_error_detected,
  3988. .slot_reset = ixgbevf_io_slot_reset,
  3989. .resume = ixgbevf_io_resume,
  3990. };
  3991. static struct pci_driver ixgbevf_driver = {
  3992. .name = ixgbevf_driver_name,
  3993. .id_table = ixgbevf_pci_tbl,
  3994. .probe = ixgbevf_probe,
  3995. .remove = ixgbevf_remove,
  3996. #ifdef CONFIG_PM
  3997. /* Power Management Hooks */
  3998. .suspend = ixgbevf_suspend,
  3999. .resume = ixgbevf_resume,
  4000. #endif
  4001. .shutdown = ixgbevf_shutdown,
  4002. .err_handler = &ixgbevf_err_handler
  4003. };
  4004. /**
  4005. * ixgbevf_init_module - Driver Registration Routine
  4006. *
  4007. * ixgbevf_init_module is the first routine called when the driver is
  4008. * loaded. All it does is register with the PCI subsystem.
  4009. **/
  4010. static int __init ixgbevf_init_module(void)
  4011. {
  4012. pr_info("%s - version %s\n", ixgbevf_driver_string,
  4013. ixgbevf_driver_version);
  4014. pr_info("%s\n", ixgbevf_copyright);
  4015. ixgbevf_wq = create_singlethread_workqueue(ixgbevf_driver_name);
  4016. if (!ixgbevf_wq) {
  4017. pr_err("%s: Failed to create workqueue\n", ixgbevf_driver_name);
  4018. return -ENOMEM;
  4019. }
  4020. return pci_register_driver(&ixgbevf_driver);
  4021. }
  4022. module_init(ixgbevf_init_module);
  4023. /**
  4024. * ixgbevf_exit_module - Driver Exit Cleanup Routine
  4025. *
  4026. * ixgbevf_exit_module is called just before the driver is removed
  4027. * from memory.
  4028. **/
  4029. static void __exit ixgbevf_exit_module(void)
  4030. {
  4031. pci_unregister_driver(&ixgbevf_driver);
  4032. if (ixgbevf_wq) {
  4033. destroy_workqueue(ixgbevf_wq);
  4034. ixgbevf_wq = NULL;
  4035. }
  4036. }
  4037. #ifdef DEBUG
  4038. /**
  4039. * ixgbevf_get_hw_dev_name - return device name string
  4040. * used by hardware layer to print debugging information
  4041. * @hw: pointer to private hardware struct
  4042. **/
  4043. char *ixgbevf_get_hw_dev_name(struct ixgbe_hw *hw)
  4044. {
  4045. struct ixgbevf_adapter *adapter = hw->back;
  4046. return adapter->netdev->name;
  4047. }
  4048. #endif
  4049. module_exit(ixgbevf_exit_module);
  4050. /* ixgbevf_main.c */