rgmii.c 7.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319
  1. /*
  2. * drivers/net/ethernet/ibm/emac/rgmii.c
  3. *
  4. * Driver for PowerPC 4xx on-chip ethernet controller, RGMII bridge support.
  5. *
  6. * Copyright 2007 Benjamin Herrenschmidt, IBM Corp.
  7. * <benh@kernel.crashing.org>
  8. *
  9. * Based on the arch/ppc version of the driver:
  10. *
  11. * Copyright (c) 2004, 2005 Zultys Technologies.
  12. * Eugene Surovegin <eugene.surovegin@zultys.com> or <ebs@ebshome.net>
  13. *
  14. * Based on original work by
  15. * Matt Porter <mporter@kernel.crashing.org>
  16. * Copyright 2004 MontaVista Software, Inc.
  17. *
  18. * This program is free software; you can redistribute it and/or modify it
  19. * under the terms of the GNU General Public License as published by the
  20. * Free Software Foundation; either version 2 of the License, or (at your
  21. * option) any later version.
  22. *
  23. */
  24. #include <linux/slab.h>
  25. #include <linux/kernel.h>
  26. #include <linux/ethtool.h>
  27. #include <linux/of_address.h>
  28. #include <asm/io.h>
  29. #include "emac.h"
  30. #include "debug.h"
  31. // XXX FIXME: Axon seems to support a subset of the RGMII, we
  32. // thus need to take that into account and possibly change some
  33. // of the bit settings below that don't seem to quite match the
  34. // AXON spec
  35. /* RGMIIx_FER */
  36. #define RGMII_FER_MASK(idx) (0x7 << ((idx) * 4))
  37. #define RGMII_FER_RTBI(idx) (0x4 << ((idx) * 4))
  38. #define RGMII_FER_RGMII(idx) (0x5 << ((idx) * 4))
  39. #define RGMII_FER_TBI(idx) (0x6 << ((idx) * 4))
  40. #define RGMII_FER_GMII(idx) (0x7 << ((idx) * 4))
  41. #define RGMII_FER_MII(idx) RGMII_FER_GMII(idx)
  42. /* RGMIIx_SSR */
  43. #define RGMII_SSR_MASK(idx) (0x7 << ((idx) * 8))
  44. #define RGMII_SSR_10(idx) (0x1 << ((idx) * 8))
  45. #define RGMII_SSR_100(idx) (0x2 << ((idx) * 8))
  46. #define RGMII_SSR_1000(idx) (0x4 << ((idx) * 8))
  47. /* RGMII bridge supports only GMII/TBI and RGMII/RTBI PHYs */
  48. static inline int rgmii_valid_mode(int phy_mode)
  49. {
  50. return phy_interface_mode_is_rgmii(phy_mode) ||
  51. phy_mode == PHY_INTERFACE_MODE_GMII ||
  52. phy_mode == PHY_INTERFACE_MODE_MII ||
  53. phy_mode == PHY_INTERFACE_MODE_TBI ||
  54. phy_mode == PHY_INTERFACE_MODE_RTBI;
  55. }
  56. static inline u32 rgmii_mode_mask(int mode, int input)
  57. {
  58. switch (mode) {
  59. case PHY_INTERFACE_MODE_RGMII:
  60. case PHY_INTERFACE_MODE_RGMII_ID:
  61. case PHY_INTERFACE_MODE_RGMII_RXID:
  62. case PHY_INTERFACE_MODE_RGMII_TXID:
  63. return RGMII_FER_RGMII(input);
  64. case PHY_INTERFACE_MODE_TBI:
  65. return RGMII_FER_TBI(input);
  66. case PHY_INTERFACE_MODE_GMII:
  67. return RGMII_FER_GMII(input);
  68. case PHY_INTERFACE_MODE_MII:
  69. return RGMII_FER_MII(input);
  70. case PHY_INTERFACE_MODE_RTBI:
  71. return RGMII_FER_RTBI(input);
  72. default:
  73. BUG();
  74. }
  75. }
  76. int rgmii_attach(struct platform_device *ofdev, int input, int mode)
  77. {
  78. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  79. struct rgmii_regs __iomem *p = dev->base;
  80. RGMII_DBG(dev, "attach(%d)" NL, input);
  81. /* Check if we need to attach to a RGMII */
  82. if (input < 0 || !rgmii_valid_mode(mode)) {
  83. printk(KERN_ERR "%pOF: unsupported settings !\n",
  84. ofdev->dev.of_node);
  85. return -ENODEV;
  86. }
  87. mutex_lock(&dev->lock);
  88. /* Enable this input */
  89. out_be32(&p->fer, in_be32(&p->fer) | rgmii_mode_mask(mode, input));
  90. printk(KERN_NOTICE "%pOF: input %d in %s mode\n",
  91. ofdev->dev.of_node, input, phy_modes(mode));
  92. ++dev->users;
  93. mutex_unlock(&dev->lock);
  94. return 0;
  95. }
  96. void rgmii_set_speed(struct platform_device *ofdev, int input, int speed)
  97. {
  98. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  99. struct rgmii_regs __iomem *p = dev->base;
  100. u32 ssr;
  101. mutex_lock(&dev->lock);
  102. ssr = in_be32(&p->ssr) & ~RGMII_SSR_MASK(input);
  103. RGMII_DBG(dev, "speed(%d, %d)" NL, input, speed);
  104. if (speed == SPEED_1000)
  105. ssr |= RGMII_SSR_1000(input);
  106. else if (speed == SPEED_100)
  107. ssr |= RGMII_SSR_100(input);
  108. else if (speed == SPEED_10)
  109. ssr |= RGMII_SSR_10(input);
  110. out_be32(&p->ssr, ssr);
  111. mutex_unlock(&dev->lock);
  112. }
  113. void rgmii_get_mdio(struct platform_device *ofdev, int input)
  114. {
  115. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  116. struct rgmii_regs __iomem *p = dev->base;
  117. u32 fer;
  118. RGMII_DBG2(dev, "get_mdio(%d)" NL, input);
  119. if (!(dev->flags & EMAC_RGMII_FLAG_HAS_MDIO))
  120. return;
  121. mutex_lock(&dev->lock);
  122. fer = in_be32(&p->fer);
  123. fer |= 0x00080000u >> input;
  124. out_be32(&p->fer, fer);
  125. (void)in_be32(&p->fer);
  126. DBG2(dev, " fer = 0x%08x\n", fer);
  127. }
  128. void rgmii_put_mdio(struct platform_device *ofdev, int input)
  129. {
  130. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  131. struct rgmii_regs __iomem *p = dev->base;
  132. u32 fer;
  133. RGMII_DBG2(dev, "put_mdio(%d)" NL, input);
  134. if (!(dev->flags & EMAC_RGMII_FLAG_HAS_MDIO))
  135. return;
  136. fer = in_be32(&p->fer);
  137. fer &= ~(0x00080000u >> input);
  138. out_be32(&p->fer, fer);
  139. (void)in_be32(&p->fer);
  140. DBG2(dev, " fer = 0x%08x\n", fer);
  141. mutex_unlock(&dev->lock);
  142. }
  143. void rgmii_detach(struct platform_device *ofdev, int input)
  144. {
  145. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  146. struct rgmii_regs __iomem *p;
  147. BUG_ON(!dev || dev->users == 0);
  148. p = dev->base;
  149. mutex_lock(&dev->lock);
  150. RGMII_DBG(dev, "detach(%d)" NL, input);
  151. /* Disable this input */
  152. out_be32(&p->fer, in_be32(&p->fer) & ~RGMII_FER_MASK(input));
  153. --dev->users;
  154. mutex_unlock(&dev->lock);
  155. }
  156. int rgmii_get_regs_len(struct platform_device *ofdev)
  157. {
  158. return sizeof(struct emac_ethtool_regs_subhdr) +
  159. sizeof(struct rgmii_regs);
  160. }
  161. void *rgmii_dump_regs(struct platform_device *ofdev, void *buf)
  162. {
  163. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  164. struct emac_ethtool_regs_subhdr *hdr = buf;
  165. struct rgmii_regs *regs = (struct rgmii_regs *)(hdr + 1);
  166. hdr->version = 0;
  167. hdr->index = 0; /* for now, are there chips with more than one
  168. * rgmii ? if yes, then we'll add a cell_index
  169. * like we do for emac
  170. */
  171. memcpy_fromio(regs, dev->base, sizeof(struct rgmii_regs));
  172. return regs + 1;
  173. }
  174. static int rgmii_probe(struct platform_device *ofdev)
  175. {
  176. struct device_node *np = ofdev->dev.of_node;
  177. struct rgmii_instance *dev;
  178. struct resource regs;
  179. int rc;
  180. rc = -ENOMEM;
  181. dev = kzalloc(sizeof(struct rgmii_instance), GFP_KERNEL);
  182. if (dev == NULL)
  183. goto err_gone;
  184. mutex_init(&dev->lock);
  185. dev->ofdev = ofdev;
  186. rc = -ENXIO;
  187. if (of_address_to_resource(np, 0, &regs)) {
  188. printk(KERN_ERR "%pOF: Can't get registers address\n", np);
  189. goto err_free;
  190. }
  191. rc = -ENOMEM;
  192. dev->base = (struct rgmii_regs __iomem *)ioremap(regs.start,
  193. sizeof(struct rgmii_regs));
  194. if (dev->base == NULL) {
  195. printk(KERN_ERR "%pOF: Can't map device registers!\n", np);
  196. goto err_free;
  197. }
  198. /* Check for RGMII flags */
  199. if (of_get_property(ofdev->dev.of_node, "has-mdio", NULL))
  200. dev->flags |= EMAC_RGMII_FLAG_HAS_MDIO;
  201. /* CAB lacks the right properties, fix this up */
  202. if (of_device_is_compatible(ofdev->dev.of_node, "ibm,rgmii-axon"))
  203. dev->flags |= EMAC_RGMII_FLAG_HAS_MDIO;
  204. DBG2(dev, " Boot FER = 0x%08x, SSR = 0x%08x\n",
  205. in_be32(&dev->base->fer), in_be32(&dev->base->ssr));
  206. /* Disable all inputs by default */
  207. out_be32(&dev->base->fer, 0);
  208. printk(KERN_INFO
  209. "RGMII %pOF initialized with%s MDIO support\n",
  210. ofdev->dev.of_node,
  211. (dev->flags & EMAC_RGMII_FLAG_HAS_MDIO) ? "" : "out");
  212. wmb();
  213. platform_set_drvdata(ofdev, dev);
  214. return 0;
  215. err_free:
  216. kfree(dev);
  217. err_gone:
  218. return rc;
  219. }
  220. static int rgmii_remove(struct platform_device *ofdev)
  221. {
  222. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  223. WARN_ON(dev->users != 0);
  224. iounmap(dev->base);
  225. kfree(dev);
  226. return 0;
  227. }
  228. static const struct of_device_id rgmii_match[] =
  229. {
  230. {
  231. .compatible = "ibm,rgmii",
  232. },
  233. {
  234. .type = "emac-rgmii",
  235. },
  236. {},
  237. };
  238. static struct platform_driver rgmii_driver = {
  239. .driver = {
  240. .name = "emac-rgmii",
  241. .of_match_table = rgmii_match,
  242. },
  243. .probe = rgmii_probe,
  244. .remove = rgmii_remove,
  245. };
  246. int __init rgmii_init(void)
  247. {
  248. return platform_driver_register(&rgmii_driver);
  249. }
  250. void rgmii_exit(void)
  251. {
  252. platform_driver_unregister(&rgmii_driver);
  253. }