ltdc.h 1.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright (C) STMicroelectronics SA 2017
  4. *
  5. * Authors: Philippe Cornu <philippe.cornu@st.com>
  6. * Yannick Fertre <yannick.fertre@st.com>
  7. * Fabien Dessenne <fabien.dessenne@st.com>
  8. * Mickael Reulier <mickael.reulier@st.com>
  9. */
  10. #ifndef _LTDC_H_
  11. #define _LTDC_H_
  12. struct ltdc_caps {
  13. u32 hw_version; /* hardware version */
  14. u32 nb_layers; /* number of supported layers */
  15. u32 reg_ofs; /* register offset for applicable regs */
  16. u32 bus_width; /* bus width (32 or 64 bits) */
  17. const u32 *pix_fmt_hw; /* supported pixel formats */
  18. bool non_alpha_only_l1; /* non-native no-alpha formats on layer 1 */
  19. };
  20. #define LTDC_MAX_LAYER 4
  21. struct fps_info {
  22. unsigned int counter;
  23. ktime_t last_timestamp;
  24. };
  25. struct ltdc_device {
  26. void __iomem *regs;
  27. struct clk *pixel_clk; /* lcd pixel clock */
  28. struct mutex err_lock; /* protecting error_status */
  29. struct ltdc_caps caps;
  30. u32 error_status;
  31. u32 irq_status;
  32. struct fps_info plane_fpsi[LTDC_MAX_LAYER];
  33. };
  34. int ltdc_load(struct drm_device *ddev);
  35. void ltdc_unload(struct drm_device *ddev);
  36. #endif