sti_tvout.c 24 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (C) STMicroelectronics SA 2014
  4. * Authors: Benjamin Gaignard <benjamin.gaignard@st.com>
  5. * Vincent Abriou <vincent.abriou@st.com>
  6. * for STMicroelectronics.
  7. */
  8. #include <linux/clk.h>
  9. #include <linux/component.h>
  10. #include <linux/module.h>
  11. #include <linux/of_platform.h>
  12. #include <linux/platform_device.h>
  13. #include <linux/reset.h>
  14. #include <linux/seq_file.h>
  15. #include <drm/drmP.h>
  16. #include <drm/drm_crtc_helper.h>
  17. #include "sti_crtc.h"
  18. #include "sti_drv.h"
  19. #include "sti_vtg.h"
  20. /* glue registers */
  21. #define TVO_CSC_MAIN_M0 0x000
  22. #define TVO_CSC_MAIN_M1 0x004
  23. #define TVO_CSC_MAIN_M2 0x008
  24. #define TVO_CSC_MAIN_M3 0x00c
  25. #define TVO_CSC_MAIN_M4 0x010
  26. #define TVO_CSC_MAIN_M5 0x014
  27. #define TVO_CSC_MAIN_M6 0x018
  28. #define TVO_CSC_MAIN_M7 0x01c
  29. #define TVO_MAIN_IN_VID_FORMAT 0x030
  30. #define TVO_CSC_AUX_M0 0x100
  31. #define TVO_CSC_AUX_M1 0x104
  32. #define TVO_CSC_AUX_M2 0x108
  33. #define TVO_CSC_AUX_M3 0x10c
  34. #define TVO_CSC_AUX_M4 0x110
  35. #define TVO_CSC_AUX_M5 0x114
  36. #define TVO_CSC_AUX_M6 0x118
  37. #define TVO_CSC_AUX_M7 0x11c
  38. #define TVO_AUX_IN_VID_FORMAT 0x130
  39. #define TVO_VIP_HDF 0x400
  40. #define TVO_HD_SYNC_SEL 0x418
  41. #define TVO_HD_DAC_CFG_OFF 0x420
  42. #define TVO_VIP_HDMI 0x500
  43. #define TVO_HDMI_FORCE_COLOR_0 0x504
  44. #define TVO_HDMI_FORCE_COLOR_1 0x508
  45. #define TVO_HDMI_CLIP_VALUE_B_CB 0x50c
  46. #define TVO_HDMI_CLIP_VALUE_Y_G 0x510
  47. #define TVO_HDMI_CLIP_VALUE_R_CR 0x514
  48. #define TVO_HDMI_SYNC_SEL 0x518
  49. #define TVO_HDMI_DFV_OBS 0x540
  50. #define TVO_VIP_DVO 0x600
  51. #define TVO_DVO_SYNC_SEL 0x618
  52. #define TVO_DVO_CONFIG 0x620
  53. #define TVO_IN_FMT_SIGNED BIT(0)
  54. #define TVO_SYNC_EXT BIT(4)
  55. #define TVO_VIP_REORDER_R_SHIFT 24
  56. #define TVO_VIP_REORDER_G_SHIFT 20
  57. #define TVO_VIP_REORDER_B_SHIFT 16
  58. #define TVO_VIP_REORDER_MASK 0x3
  59. #define TVO_VIP_REORDER_Y_G_SEL 0
  60. #define TVO_VIP_REORDER_CB_B_SEL 1
  61. #define TVO_VIP_REORDER_CR_R_SEL 2
  62. #define TVO_VIP_CLIP_SHIFT 8
  63. #define TVO_VIP_CLIP_MASK 0x7
  64. #define TVO_VIP_CLIP_DISABLED 0
  65. #define TVO_VIP_CLIP_EAV_SAV 1
  66. #define TVO_VIP_CLIP_LIMITED_RANGE_RGB_Y 2
  67. #define TVO_VIP_CLIP_LIMITED_RANGE_CB_CR 3
  68. #define TVO_VIP_CLIP_PROG_RANGE 4
  69. #define TVO_VIP_RND_SHIFT 4
  70. #define TVO_VIP_RND_MASK 0x3
  71. #define TVO_VIP_RND_8BIT_ROUNDED 0
  72. #define TVO_VIP_RND_10BIT_ROUNDED 1
  73. #define TVO_VIP_RND_12BIT_ROUNDED 2
  74. #define TVO_VIP_SEL_INPUT_MASK 0xf
  75. #define TVO_VIP_SEL_INPUT_MAIN 0x0
  76. #define TVO_VIP_SEL_INPUT_AUX 0x8
  77. #define TVO_VIP_SEL_INPUT_FORCE_COLOR 0xf
  78. #define TVO_VIP_SEL_INPUT_BYPASS_MASK 0x1
  79. #define TVO_VIP_SEL_INPUT_BYPASSED 1
  80. #define TVO_SYNC_MAIN_VTG_SET_REF 0x00
  81. #define TVO_SYNC_AUX_VTG_SET_REF 0x10
  82. #define TVO_SYNC_HD_DCS_SHIFT 8
  83. #define TVO_SYNC_DVO_PAD_HSYNC_SHIFT 8
  84. #define TVO_SYNC_DVO_PAD_VSYNC_SHIFT 16
  85. #define ENCODER_CRTC_MASK (BIT(0) | BIT(1))
  86. #define TVO_MIN_HD_HEIGHT 720
  87. /* enum listing the supported output data format */
  88. enum sti_tvout_video_out_type {
  89. STI_TVOUT_VIDEO_OUT_RGB,
  90. STI_TVOUT_VIDEO_OUT_YUV,
  91. };
  92. struct sti_tvout {
  93. struct device *dev;
  94. struct drm_device *drm_dev;
  95. void __iomem *regs;
  96. struct reset_control *reset;
  97. struct drm_encoder *hdmi;
  98. struct drm_encoder *hda;
  99. struct drm_encoder *dvo;
  100. bool debugfs_registered;
  101. };
  102. struct sti_tvout_encoder {
  103. struct drm_encoder encoder;
  104. struct sti_tvout *tvout;
  105. };
  106. #define to_sti_tvout_encoder(x) \
  107. container_of(x, struct sti_tvout_encoder, encoder)
  108. #define to_sti_tvout(x) to_sti_tvout_encoder(x)->tvout
  109. /* preformatter conversion matrix */
  110. static const u32 rgb_to_ycbcr_601[8] = {
  111. 0xF927082E, 0x04C9FEAB, 0x01D30964, 0xFA95FD3D,
  112. 0x0000082E, 0x00002000, 0x00002000, 0x00000000
  113. };
  114. /* 709 RGB to YCbCr */
  115. static const u32 rgb_to_ycbcr_709[8] = {
  116. 0xF891082F, 0x0367FF40, 0x01280B71, 0xF9B1FE20,
  117. 0x0000082F, 0x00002000, 0x00002000, 0x00000000
  118. };
  119. static u32 tvout_read(struct sti_tvout *tvout, int offset)
  120. {
  121. return readl(tvout->regs + offset);
  122. }
  123. static void tvout_write(struct sti_tvout *tvout, u32 val, int offset)
  124. {
  125. writel(val, tvout->regs + offset);
  126. }
  127. /**
  128. * Set the clipping mode of a VIP
  129. *
  130. * @tvout: tvout structure
  131. * @reg: register to set
  132. * @cr_r:
  133. * @y_g:
  134. * @cb_b:
  135. */
  136. static void tvout_vip_set_color_order(struct sti_tvout *tvout, int reg,
  137. u32 cr_r, u32 y_g, u32 cb_b)
  138. {
  139. u32 val = tvout_read(tvout, reg);
  140. val &= ~(TVO_VIP_REORDER_MASK << TVO_VIP_REORDER_R_SHIFT);
  141. val &= ~(TVO_VIP_REORDER_MASK << TVO_VIP_REORDER_G_SHIFT);
  142. val &= ~(TVO_VIP_REORDER_MASK << TVO_VIP_REORDER_B_SHIFT);
  143. val |= cr_r << TVO_VIP_REORDER_R_SHIFT;
  144. val |= y_g << TVO_VIP_REORDER_G_SHIFT;
  145. val |= cb_b << TVO_VIP_REORDER_B_SHIFT;
  146. tvout_write(tvout, val, reg);
  147. }
  148. /**
  149. * Set the clipping mode of a VIP
  150. *
  151. * @tvout: tvout structure
  152. * @reg: register to set
  153. * @range: clipping range
  154. */
  155. static void tvout_vip_set_clip_mode(struct sti_tvout *tvout, int reg, u32 range)
  156. {
  157. u32 val = tvout_read(tvout, reg);
  158. val &= ~(TVO_VIP_CLIP_MASK << TVO_VIP_CLIP_SHIFT);
  159. val |= range << TVO_VIP_CLIP_SHIFT;
  160. tvout_write(tvout, val, reg);
  161. }
  162. /**
  163. * Set the rounded value of a VIP
  164. *
  165. * @tvout: tvout structure
  166. * @reg: register to set
  167. * @rnd: rounded val per component
  168. */
  169. static void tvout_vip_set_rnd(struct sti_tvout *tvout, int reg, u32 rnd)
  170. {
  171. u32 val = tvout_read(tvout, reg);
  172. val &= ~(TVO_VIP_RND_MASK << TVO_VIP_RND_SHIFT);
  173. val |= rnd << TVO_VIP_RND_SHIFT;
  174. tvout_write(tvout, val, reg);
  175. }
  176. /**
  177. * Select the VIP input
  178. *
  179. * @tvout: tvout structure
  180. * @reg: register to set
  181. * @main_path: main or auxiliary path
  182. * @sel_input: selected_input (main/aux + conv)
  183. */
  184. static void tvout_vip_set_sel_input(struct sti_tvout *tvout,
  185. int reg,
  186. bool main_path,
  187. enum sti_tvout_video_out_type video_out)
  188. {
  189. u32 sel_input;
  190. u32 val = tvout_read(tvout, reg);
  191. if (main_path)
  192. sel_input = TVO_VIP_SEL_INPUT_MAIN;
  193. else
  194. sel_input = TVO_VIP_SEL_INPUT_AUX;
  195. switch (video_out) {
  196. case STI_TVOUT_VIDEO_OUT_RGB:
  197. sel_input |= TVO_VIP_SEL_INPUT_BYPASSED;
  198. break;
  199. case STI_TVOUT_VIDEO_OUT_YUV:
  200. sel_input &= ~TVO_VIP_SEL_INPUT_BYPASSED;
  201. break;
  202. }
  203. /* on stih407 chip the sel_input bypass mode logic is inverted */
  204. sel_input = sel_input ^ TVO_VIP_SEL_INPUT_BYPASS_MASK;
  205. val &= ~TVO_VIP_SEL_INPUT_MASK;
  206. val |= sel_input;
  207. tvout_write(tvout, val, reg);
  208. }
  209. /**
  210. * Select the input video signed or unsigned
  211. *
  212. * @tvout: tvout structure
  213. * @reg: register to set
  214. * @in_vid_signed: used video input format
  215. */
  216. static void tvout_vip_set_in_vid_fmt(struct sti_tvout *tvout,
  217. int reg, u32 in_vid_fmt)
  218. {
  219. u32 val = tvout_read(tvout, reg);
  220. val &= ~TVO_IN_FMT_SIGNED;
  221. val |= in_vid_fmt;
  222. tvout_write(tvout, val, reg);
  223. }
  224. /**
  225. * Set preformatter matrix
  226. *
  227. * @tvout: tvout structure
  228. * @mode: display mode structure
  229. */
  230. static void tvout_preformatter_set_matrix(struct sti_tvout *tvout,
  231. struct drm_display_mode *mode)
  232. {
  233. unsigned int i;
  234. const u32 *pf_matrix;
  235. if (mode->vdisplay >= TVO_MIN_HD_HEIGHT)
  236. pf_matrix = rgb_to_ycbcr_709;
  237. else
  238. pf_matrix = rgb_to_ycbcr_601;
  239. for (i = 0; i < 8; i++) {
  240. tvout_write(tvout, *(pf_matrix + i),
  241. TVO_CSC_MAIN_M0 + (i * 4));
  242. tvout_write(tvout, *(pf_matrix + i),
  243. TVO_CSC_AUX_M0 + (i * 4));
  244. }
  245. }
  246. /**
  247. * Start VIP block for DVO output
  248. *
  249. * @tvout: pointer on tvout structure
  250. * @main_path: true if main path has to be used in the vip configuration
  251. * else aux path is used.
  252. */
  253. static void tvout_dvo_start(struct sti_tvout *tvout, bool main_path)
  254. {
  255. u32 tvo_in_vid_format;
  256. int val, tmp;
  257. dev_dbg(tvout->dev, "%s\n", __func__);
  258. if (main_path) {
  259. DRM_DEBUG_DRIVER("main vip for DVO\n");
  260. /* Select the input sync for dvo */
  261. tmp = TVO_SYNC_MAIN_VTG_SET_REF | VTG_SYNC_ID_DVO;
  262. val = tmp << TVO_SYNC_DVO_PAD_VSYNC_SHIFT;
  263. val |= tmp << TVO_SYNC_DVO_PAD_HSYNC_SHIFT;
  264. val |= tmp;
  265. tvout_write(tvout, val, TVO_DVO_SYNC_SEL);
  266. tvo_in_vid_format = TVO_MAIN_IN_VID_FORMAT;
  267. } else {
  268. DRM_DEBUG_DRIVER("aux vip for DVO\n");
  269. /* Select the input sync for dvo */
  270. tmp = TVO_SYNC_AUX_VTG_SET_REF | VTG_SYNC_ID_DVO;
  271. val = tmp << TVO_SYNC_DVO_PAD_VSYNC_SHIFT;
  272. val |= tmp << TVO_SYNC_DVO_PAD_HSYNC_SHIFT;
  273. val |= tmp;
  274. tvout_write(tvout, val, TVO_DVO_SYNC_SEL);
  275. tvo_in_vid_format = TVO_AUX_IN_VID_FORMAT;
  276. }
  277. /* Set color channel order */
  278. tvout_vip_set_color_order(tvout, TVO_VIP_DVO,
  279. TVO_VIP_REORDER_CR_R_SEL,
  280. TVO_VIP_REORDER_Y_G_SEL,
  281. TVO_VIP_REORDER_CB_B_SEL);
  282. /* Set clipping mode */
  283. tvout_vip_set_clip_mode(tvout, TVO_VIP_DVO, TVO_VIP_CLIP_DISABLED);
  284. /* Set round mode (rounded to 8-bit per component) */
  285. tvout_vip_set_rnd(tvout, TVO_VIP_DVO, TVO_VIP_RND_8BIT_ROUNDED);
  286. /* Set input video format */
  287. tvout_vip_set_in_vid_fmt(tvout, tvo_in_vid_format, TVO_IN_FMT_SIGNED);
  288. /* Input selection */
  289. tvout_vip_set_sel_input(tvout, TVO_VIP_DVO, main_path,
  290. STI_TVOUT_VIDEO_OUT_RGB);
  291. }
  292. /**
  293. * Start VIP block for HDMI output
  294. *
  295. * @tvout: pointer on tvout structure
  296. * @main_path: true if main path has to be used in the vip configuration
  297. * else aux path is used.
  298. */
  299. static void tvout_hdmi_start(struct sti_tvout *tvout, bool main_path)
  300. {
  301. u32 tvo_in_vid_format;
  302. dev_dbg(tvout->dev, "%s\n", __func__);
  303. if (main_path) {
  304. DRM_DEBUG_DRIVER("main vip for hdmi\n");
  305. /* select the input sync for hdmi */
  306. tvout_write(tvout,
  307. TVO_SYNC_MAIN_VTG_SET_REF | VTG_SYNC_ID_HDMI,
  308. TVO_HDMI_SYNC_SEL);
  309. tvo_in_vid_format = TVO_MAIN_IN_VID_FORMAT;
  310. } else {
  311. DRM_DEBUG_DRIVER("aux vip for hdmi\n");
  312. /* select the input sync for hdmi */
  313. tvout_write(tvout,
  314. TVO_SYNC_AUX_VTG_SET_REF | VTG_SYNC_ID_HDMI,
  315. TVO_HDMI_SYNC_SEL);
  316. tvo_in_vid_format = TVO_AUX_IN_VID_FORMAT;
  317. }
  318. /* set color channel order */
  319. tvout_vip_set_color_order(tvout, TVO_VIP_HDMI,
  320. TVO_VIP_REORDER_CR_R_SEL,
  321. TVO_VIP_REORDER_Y_G_SEL,
  322. TVO_VIP_REORDER_CB_B_SEL);
  323. /* set clipping mode */
  324. tvout_vip_set_clip_mode(tvout, TVO_VIP_HDMI, TVO_VIP_CLIP_DISABLED);
  325. /* set round mode (rounded to 8-bit per component) */
  326. tvout_vip_set_rnd(tvout, TVO_VIP_HDMI, TVO_VIP_RND_8BIT_ROUNDED);
  327. /* set input video format */
  328. tvout_vip_set_in_vid_fmt(tvout, tvo_in_vid_format, TVO_IN_FMT_SIGNED);
  329. /* input selection */
  330. tvout_vip_set_sel_input(tvout, TVO_VIP_HDMI, main_path,
  331. STI_TVOUT_VIDEO_OUT_RGB);
  332. }
  333. /**
  334. * Start HDF VIP and HD DAC
  335. *
  336. * @tvout: pointer on tvout structure
  337. * @main_path: true if main path has to be used in the vip configuration
  338. * else aux path is used.
  339. */
  340. static void tvout_hda_start(struct sti_tvout *tvout, bool main_path)
  341. {
  342. u32 tvo_in_vid_format;
  343. int val;
  344. dev_dbg(tvout->dev, "%s\n", __func__);
  345. if (main_path) {
  346. DRM_DEBUG_DRIVER("main vip for HDF\n");
  347. /* Select the input sync for HD analog and HD DCS */
  348. val = TVO_SYNC_MAIN_VTG_SET_REF | VTG_SYNC_ID_HDDCS;
  349. val = val << TVO_SYNC_HD_DCS_SHIFT;
  350. val |= TVO_SYNC_MAIN_VTG_SET_REF | VTG_SYNC_ID_HDF;
  351. tvout_write(tvout, val, TVO_HD_SYNC_SEL);
  352. tvo_in_vid_format = TVO_MAIN_IN_VID_FORMAT;
  353. } else {
  354. DRM_DEBUG_DRIVER("aux vip for HDF\n");
  355. /* Select the input sync for HD analog and HD DCS */
  356. val = TVO_SYNC_AUX_VTG_SET_REF | VTG_SYNC_ID_HDDCS;
  357. val = val << TVO_SYNC_HD_DCS_SHIFT;
  358. val |= TVO_SYNC_AUX_VTG_SET_REF | VTG_SYNC_ID_HDF;
  359. tvout_write(tvout, val, TVO_HD_SYNC_SEL);
  360. tvo_in_vid_format = TVO_AUX_IN_VID_FORMAT;
  361. }
  362. /* set color channel order */
  363. tvout_vip_set_color_order(tvout, TVO_VIP_HDF,
  364. TVO_VIP_REORDER_CR_R_SEL,
  365. TVO_VIP_REORDER_Y_G_SEL,
  366. TVO_VIP_REORDER_CB_B_SEL);
  367. /* set clipping mode */
  368. tvout_vip_set_clip_mode(tvout, TVO_VIP_HDF, TVO_VIP_CLIP_DISABLED);
  369. /* set round mode (rounded to 10-bit per component) */
  370. tvout_vip_set_rnd(tvout, TVO_VIP_HDF, TVO_VIP_RND_10BIT_ROUNDED);
  371. /* Set input video format */
  372. tvout_vip_set_in_vid_fmt(tvout, tvo_in_vid_format, TVO_IN_FMT_SIGNED);
  373. /* Input selection */
  374. tvout_vip_set_sel_input(tvout, TVO_VIP_HDF, main_path,
  375. STI_TVOUT_VIDEO_OUT_YUV);
  376. /* power up HD DAC */
  377. tvout_write(tvout, 0, TVO_HD_DAC_CFG_OFF);
  378. }
  379. #define DBGFS_DUMP(reg) seq_printf(s, "\n %-25s 0x%08X", #reg, \
  380. readl(tvout->regs + reg))
  381. static void tvout_dbg_vip(struct seq_file *s, int val)
  382. {
  383. int r, g, b, tmp, mask;
  384. char *const reorder[] = {"Y_G", "Cb_B", "Cr_R"};
  385. char *const clipping[] = {"No", "EAV/SAV", "Limited range RGB/Y",
  386. "Limited range Cb/Cr", "decided by register"};
  387. char *const round[] = {"8-bit", "10-bit", "12-bit"};
  388. char *const input_sel[] = {"Main (color matrix enabled)",
  389. "Main (color matrix by-passed)",
  390. "", "", "", "", "", "",
  391. "Aux (color matrix enabled)",
  392. "Aux (color matrix by-passed)",
  393. "", "", "", "", "", "Force value"};
  394. seq_putc(s, '\t');
  395. mask = TVO_VIP_REORDER_MASK << TVO_VIP_REORDER_R_SHIFT;
  396. r = (val & mask) >> TVO_VIP_REORDER_R_SHIFT;
  397. mask = TVO_VIP_REORDER_MASK << TVO_VIP_REORDER_G_SHIFT;
  398. g = (val & mask) >> TVO_VIP_REORDER_G_SHIFT;
  399. mask = TVO_VIP_REORDER_MASK << TVO_VIP_REORDER_B_SHIFT;
  400. b = (val & mask) >> TVO_VIP_REORDER_B_SHIFT;
  401. seq_printf(s, "%-24s %s->%s %s->%s %s->%s\n", "Reorder:",
  402. reorder[r], reorder[TVO_VIP_REORDER_CR_R_SEL],
  403. reorder[g], reorder[TVO_VIP_REORDER_Y_G_SEL],
  404. reorder[b], reorder[TVO_VIP_REORDER_CB_B_SEL]);
  405. seq_puts(s, "\t\t\t\t\t");
  406. mask = TVO_VIP_CLIP_MASK << TVO_VIP_CLIP_SHIFT;
  407. tmp = (val & mask) >> TVO_VIP_CLIP_SHIFT;
  408. seq_printf(s, "%-24s %s\n", "Clipping:", clipping[tmp]);
  409. seq_puts(s, "\t\t\t\t\t");
  410. mask = TVO_VIP_RND_MASK << TVO_VIP_RND_SHIFT;
  411. tmp = (val & mask) >> TVO_VIP_RND_SHIFT;
  412. seq_printf(s, "%-24s input data rounded to %s per component\n",
  413. "Round:", round[tmp]);
  414. seq_puts(s, "\t\t\t\t\t");
  415. tmp = (val & TVO_VIP_SEL_INPUT_MASK);
  416. seq_printf(s, "%-24s %s", "Input selection:", input_sel[tmp]);
  417. }
  418. static void tvout_dbg_hd_dac_cfg(struct seq_file *s, int val)
  419. {
  420. seq_printf(s, "\t%-24s %s", "HD DAC:",
  421. val & 1 ? "disabled" : "enabled");
  422. }
  423. static int tvout_dbg_show(struct seq_file *s, void *data)
  424. {
  425. struct drm_info_node *node = s->private;
  426. struct sti_tvout *tvout = (struct sti_tvout *)node->info_ent->data;
  427. struct drm_crtc *crtc;
  428. seq_printf(s, "TVOUT: (vaddr = 0x%p)", tvout->regs);
  429. seq_puts(s, "\n\n HDMI encoder: ");
  430. crtc = tvout->hdmi->crtc;
  431. if (crtc) {
  432. seq_printf(s, "connected to %s path",
  433. sti_crtc_is_main(crtc) ? "main" : "aux");
  434. DBGFS_DUMP(TVO_HDMI_SYNC_SEL);
  435. DBGFS_DUMP(TVO_VIP_HDMI);
  436. tvout_dbg_vip(s, readl(tvout->regs + TVO_VIP_HDMI));
  437. } else {
  438. seq_puts(s, "disabled");
  439. }
  440. seq_puts(s, "\n\n DVO encoder: ");
  441. crtc = tvout->dvo->crtc;
  442. if (crtc) {
  443. seq_printf(s, "connected to %s path",
  444. sti_crtc_is_main(crtc) ? "main" : "aux");
  445. DBGFS_DUMP(TVO_DVO_SYNC_SEL);
  446. DBGFS_DUMP(TVO_DVO_CONFIG);
  447. DBGFS_DUMP(TVO_VIP_DVO);
  448. tvout_dbg_vip(s, readl(tvout->regs + TVO_VIP_DVO));
  449. } else {
  450. seq_puts(s, "disabled");
  451. }
  452. seq_puts(s, "\n\n HDA encoder: ");
  453. crtc = tvout->hda->crtc;
  454. if (crtc) {
  455. seq_printf(s, "connected to %s path",
  456. sti_crtc_is_main(crtc) ? "main" : "aux");
  457. DBGFS_DUMP(TVO_HD_SYNC_SEL);
  458. DBGFS_DUMP(TVO_HD_DAC_CFG_OFF);
  459. tvout_dbg_hd_dac_cfg(s,
  460. readl(tvout->regs + TVO_HD_DAC_CFG_OFF));
  461. DBGFS_DUMP(TVO_VIP_HDF);
  462. tvout_dbg_vip(s, readl(tvout->regs + TVO_VIP_HDF));
  463. } else {
  464. seq_puts(s, "disabled");
  465. }
  466. seq_puts(s, "\n\n main path configuration");
  467. DBGFS_DUMP(TVO_CSC_MAIN_M0);
  468. DBGFS_DUMP(TVO_CSC_MAIN_M1);
  469. DBGFS_DUMP(TVO_CSC_MAIN_M2);
  470. DBGFS_DUMP(TVO_CSC_MAIN_M3);
  471. DBGFS_DUMP(TVO_CSC_MAIN_M4);
  472. DBGFS_DUMP(TVO_CSC_MAIN_M5);
  473. DBGFS_DUMP(TVO_CSC_MAIN_M6);
  474. DBGFS_DUMP(TVO_CSC_MAIN_M7);
  475. DBGFS_DUMP(TVO_MAIN_IN_VID_FORMAT);
  476. seq_puts(s, "\n\n auxiliary path configuration");
  477. DBGFS_DUMP(TVO_CSC_AUX_M0);
  478. DBGFS_DUMP(TVO_CSC_AUX_M2);
  479. DBGFS_DUMP(TVO_CSC_AUX_M3);
  480. DBGFS_DUMP(TVO_CSC_AUX_M4);
  481. DBGFS_DUMP(TVO_CSC_AUX_M5);
  482. DBGFS_DUMP(TVO_CSC_AUX_M6);
  483. DBGFS_DUMP(TVO_CSC_AUX_M7);
  484. DBGFS_DUMP(TVO_AUX_IN_VID_FORMAT);
  485. seq_putc(s, '\n');
  486. return 0;
  487. }
  488. static struct drm_info_list tvout_debugfs_files[] = {
  489. { "tvout", tvout_dbg_show, 0, NULL },
  490. };
  491. static int tvout_debugfs_init(struct sti_tvout *tvout, struct drm_minor *minor)
  492. {
  493. unsigned int i;
  494. for (i = 0; i < ARRAY_SIZE(tvout_debugfs_files); i++)
  495. tvout_debugfs_files[i].data = tvout;
  496. return drm_debugfs_create_files(tvout_debugfs_files,
  497. ARRAY_SIZE(tvout_debugfs_files),
  498. minor->debugfs_root, minor);
  499. }
  500. static void sti_tvout_encoder_dpms(struct drm_encoder *encoder, int mode)
  501. {
  502. }
  503. static void sti_tvout_encoder_mode_set(struct drm_encoder *encoder,
  504. struct drm_display_mode *mode,
  505. struct drm_display_mode *adjusted_mode)
  506. {
  507. }
  508. static void sti_tvout_encoder_destroy(struct drm_encoder *encoder)
  509. {
  510. struct sti_tvout_encoder *sti_encoder = to_sti_tvout_encoder(encoder);
  511. drm_encoder_cleanup(encoder);
  512. kfree(sti_encoder);
  513. }
  514. static int sti_tvout_late_register(struct drm_encoder *encoder)
  515. {
  516. struct sti_tvout *tvout = to_sti_tvout(encoder);
  517. int ret;
  518. if (tvout->debugfs_registered)
  519. return 0;
  520. ret = tvout_debugfs_init(tvout, encoder->dev->primary);
  521. if (ret)
  522. return ret;
  523. tvout->debugfs_registered = true;
  524. return 0;
  525. }
  526. static void sti_tvout_early_unregister(struct drm_encoder *encoder)
  527. {
  528. struct sti_tvout *tvout = to_sti_tvout(encoder);
  529. if (!tvout->debugfs_registered)
  530. return;
  531. tvout->debugfs_registered = false;
  532. }
  533. static const struct drm_encoder_funcs sti_tvout_encoder_funcs = {
  534. .destroy = sti_tvout_encoder_destroy,
  535. .late_register = sti_tvout_late_register,
  536. .early_unregister = sti_tvout_early_unregister,
  537. };
  538. static void sti_dvo_encoder_enable(struct drm_encoder *encoder)
  539. {
  540. struct sti_tvout *tvout = to_sti_tvout(encoder);
  541. tvout_preformatter_set_matrix(tvout, &encoder->crtc->mode);
  542. tvout_dvo_start(tvout, sti_crtc_is_main(encoder->crtc));
  543. }
  544. static void sti_dvo_encoder_disable(struct drm_encoder *encoder)
  545. {
  546. struct sti_tvout *tvout = to_sti_tvout(encoder);
  547. /* Reset VIP register */
  548. tvout_write(tvout, 0x0, TVO_VIP_DVO);
  549. }
  550. static const struct drm_encoder_helper_funcs sti_dvo_encoder_helper_funcs = {
  551. .dpms = sti_tvout_encoder_dpms,
  552. .mode_set = sti_tvout_encoder_mode_set,
  553. .enable = sti_dvo_encoder_enable,
  554. .disable = sti_dvo_encoder_disable,
  555. };
  556. static struct drm_encoder *
  557. sti_tvout_create_dvo_encoder(struct drm_device *dev,
  558. struct sti_tvout *tvout)
  559. {
  560. struct sti_tvout_encoder *encoder;
  561. struct drm_encoder *drm_encoder;
  562. encoder = devm_kzalloc(tvout->dev, sizeof(*encoder), GFP_KERNEL);
  563. if (!encoder)
  564. return NULL;
  565. encoder->tvout = tvout;
  566. drm_encoder = (struct drm_encoder *)encoder;
  567. drm_encoder->possible_crtcs = ENCODER_CRTC_MASK;
  568. drm_encoder->possible_clones = 1 << 0;
  569. drm_encoder_init(dev, drm_encoder,
  570. &sti_tvout_encoder_funcs, DRM_MODE_ENCODER_LVDS,
  571. NULL);
  572. drm_encoder_helper_add(drm_encoder, &sti_dvo_encoder_helper_funcs);
  573. return drm_encoder;
  574. }
  575. static void sti_hda_encoder_enable(struct drm_encoder *encoder)
  576. {
  577. struct sti_tvout *tvout = to_sti_tvout(encoder);
  578. tvout_preformatter_set_matrix(tvout, &encoder->crtc->mode);
  579. tvout_hda_start(tvout, sti_crtc_is_main(encoder->crtc));
  580. }
  581. static void sti_hda_encoder_disable(struct drm_encoder *encoder)
  582. {
  583. struct sti_tvout *tvout = to_sti_tvout(encoder);
  584. /* reset VIP register */
  585. tvout_write(tvout, 0x0, TVO_VIP_HDF);
  586. /* power down HD DAC */
  587. tvout_write(tvout, 1, TVO_HD_DAC_CFG_OFF);
  588. }
  589. static const struct drm_encoder_helper_funcs sti_hda_encoder_helper_funcs = {
  590. .dpms = sti_tvout_encoder_dpms,
  591. .mode_set = sti_tvout_encoder_mode_set,
  592. .commit = sti_hda_encoder_enable,
  593. .disable = sti_hda_encoder_disable,
  594. };
  595. static struct drm_encoder *sti_tvout_create_hda_encoder(struct drm_device *dev,
  596. struct sti_tvout *tvout)
  597. {
  598. struct sti_tvout_encoder *encoder;
  599. struct drm_encoder *drm_encoder;
  600. encoder = devm_kzalloc(tvout->dev, sizeof(*encoder), GFP_KERNEL);
  601. if (!encoder)
  602. return NULL;
  603. encoder->tvout = tvout;
  604. drm_encoder = (struct drm_encoder *) encoder;
  605. drm_encoder->possible_crtcs = ENCODER_CRTC_MASK;
  606. drm_encoder->possible_clones = 1 << 0;
  607. drm_encoder_init(dev, drm_encoder,
  608. &sti_tvout_encoder_funcs, DRM_MODE_ENCODER_DAC, NULL);
  609. drm_encoder_helper_add(drm_encoder, &sti_hda_encoder_helper_funcs);
  610. return drm_encoder;
  611. }
  612. static void sti_hdmi_encoder_enable(struct drm_encoder *encoder)
  613. {
  614. struct sti_tvout *tvout = to_sti_tvout(encoder);
  615. tvout_preformatter_set_matrix(tvout, &encoder->crtc->mode);
  616. tvout_hdmi_start(tvout, sti_crtc_is_main(encoder->crtc));
  617. }
  618. static void sti_hdmi_encoder_disable(struct drm_encoder *encoder)
  619. {
  620. struct sti_tvout *tvout = to_sti_tvout(encoder);
  621. /* reset VIP register */
  622. tvout_write(tvout, 0x0, TVO_VIP_HDMI);
  623. }
  624. static const struct drm_encoder_helper_funcs sti_hdmi_encoder_helper_funcs = {
  625. .dpms = sti_tvout_encoder_dpms,
  626. .mode_set = sti_tvout_encoder_mode_set,
  627. .commit = sti_hdmi_encoder_enable,
  628. .disable = sti_hdmi_encoder_disable,
  629. };
  630. static struct drm_encoder *sti_tvout_create_hdmi_encoder(struct drm_device *dev,
  631. struct sti_tvout *tvout)
  632. {
  633. struct sti_tvout_encoder *encoder;
  634. struct drm_encoder *drm_encoder;
  635. encoder = devm_kzalloc(tvout->dev, sizeof(*encoder), GFP_KERNEL);
  636. if (!encoder)
  637. return NULL;
  638. encoder->tvout = tvout;
  639. drm_encoder = (struct drm_encoder *) encoder;
  640. drm_encoder->possible_crtcs = ENCODER_CRTC_MASK;
  641. drm_encoder->possible_clones = 1 << 1;
  642. drm_encoder_init(dev, drm_encoder,
  643. &sti_tvout_encoder_funcs, DRM_MODE_ENCODER_TMDS, NULL);
  644. drm_encoder_helper_add(drm_encoder, &sti_hdmi_encoder_helper_funcs);
  645. return drm_encoder;
  646. }
  647. static void sti_tvout_create_encoders(struct drm_device *dev,
  648. struct sti_tvout *tvout)
  649. {
  650. tvout->hdmi = sti_tvout_create_hdmi_encoder(dev, tvout);
  651. tvout->hda = sti_tvout_create_hda_encoder(dev, tvout);
  652. tvout->dvo = sti_tvout_create_dvo_encoder(dev, tvout);
  653. }
  654. static void sti_tvout_destroy_encoders(struct sti_tvout *tvout)
  655. {
  656. if (tvout->hdmi)
  657. drm_encoder_cleanup(tvout->hdmi);
  658. tvout->hdmi = NULL;
  659. if (tvout->hda)
  660. drm_encoder_cleanup(tvout->hda);
  661. tvout->hda = NULL;
  662. if (tvout->dvo)
  663. drm_encoder_cleanup(tvout->dvo);
  664. tvout->dvo = NULL;
  665. }
  666. static int sti_tvout_bind(struct device *dev, struct device *master, void *data)
  667. {
  668. struct sti_tvout *tvout = dev_get_drvdata(dev);
  669. struct drm_device *drm_dev = data;
  670. tvout->drm_dev = drm_dev;
  671. sti_tvout_create_encoders(drm_dev, tvout);
  672. return 0;
  673. }
  674. static void sti_tvout_unbind(struct device *dev, struct device *master,
  675. void *data)
  676. {
  677. struct sti_tvout *tvout = dev_get_drvdata(dev);
  678. sti_tvout_destroy_encoders(tvout);
  679. }
  680. static const struct component_ops sti_tvout_ops = {
  681. .bind = sti_tvout_bind,
  682. .unbind = sti_tvout_unbind,
  683. };
  684. static int sti_tvout_probe(struct platform_device *pdev)
  685. {
  686. struct device *dev = &pdev->dev;
  687. struct device_node *node = dev->of_node;
  688. struct sti_tvout *tvout;
  689. struct resource *res;
  690. DRM_INFO("%s\n", __func__);
  691. if (!node)
  692. return -ENODEV;
  693. tvout = devm_kzalloc(dev, sizeof(*tvout), GFP_KERNEL);
  694. if (!tvout)
  695. return -ENOMEM;
  696. tvout->dev = dev;
  697. /* get memory resources */
  698. res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "tvout-reg");
  699. if (!res) {
  700. DRM_ERROR("Invalid glue resource\n");
  701. return -ENOMEM;
  702. }
  703. tvout->regs = devm_ioremap_nocache(dev, res->start, resource_size(res));
  704. if (!tvout->regs)
  705. return -ENOMEM;
  706. /* get reset resources */
  707. tvout->reset = devm_reset_control_get(dev, "tvout");
  708. /* take tvout out of reset */
  709. if (!IS_ERR(tvout->reset))
  710. reset_control_deassert(tvout->reset);
  711. platform_set_drvdata(pdev, tvout);
  712. return component_add(dev, &sti_tvout_ops);
  713. }
  714. static int sti_tvout_remove(struct platform_device *pdev)
  715. {
  716. component_del(&pdev->dev, &sti_tvout_ops);
  717. return 0;
  718. }
  719. static const struct of_device_id tvout_of_match[] = {
  720. { .compatible = "st,stih407-tvout", },
  721. { /* end node */ }
  722. };
  723. MODULE_DEVICE_TABLE(of, tvout_of_match);
  724. struct platform_driver sti_tvout_driver = {
  725. .driver = {
  726. .name = "sti-tvout",
  727. .owner = THIS_MODULE,
  728. .of_match_table = tvout_of_match,
  729. },
  730. .probe = sti_tvout_probe,
  731. .remove = sti_tvout_remove,
  732. };
  733. MODULE_AUTHOR("Benjamin Gaignard <benjamin.gaignard@st.com>");
  734. MODULE_DESCRIPTION("STMicroelectronics SoC DRM driver");
  735. MODULE_LICENSE("GPL");