shmob_drm_crtc.c 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693
  1. /*
  2. * shmob_drm_crtc.c -- SH Mobile DRM CRTCs
  3. *
  4. * Copyright (C) 2012 Renesas Electronics Corporation
  5. *
  6. * Laurent Pinchart (laurent.pinchart@ideasonboard.com)
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. */
  13. #include <linux/backlight.h>
  14. #include <linux/clk.h>
  15. #include <drm/drmP.h>
  16. #include <drm/drm_crtc.h>
  17. #include <drm/drm_crtc_helper.h>
  18. #include <drm/drm_fb_cma_helper.h>
  19. #include <drm/drm_gem_cma_helper.h>
  20. #include <drm/drm_plane_helper.h>
  21. #include "shmob_drm_backlight.h"
  22. #include "shmob_drm_crtc.h"
  23. #include "shmob_drm_drv.h"
  24. #include "shmob_drm_kms.h"
  25. #include "shmob_drm_plane.h"
  26. #include "shmob_drm_regs.h"
  27. /*
  28. * TODO: panel support
  29. */
  30. /* -----------------------------------------------------------------------------
  31. * Clock management
  32. */
  33. static int shmob_drm_clk_on(struct shmob_drm_device *sdev)
  34. {
  35. int ret;
  36. if (sdev->clock) {
  37. ret = clk_prepare_enable(sdev->clock);
  38. if (ret < 0)
  39. return ret;
  40. }
  41. return 0;
  42. }
  43. static void shmob_drm_clk_off(struct shmob_drm_device *sdev)
  44. {
  45. if (sdev->clock)
  46. clk_disable_unprepare(sdev->clock);
  47. }
  48. /* -----------------------------------------------------------------------------
  49. * CRTC
  50. */
  51. static void shmob_drm_crtc_setup_geometry(struct shmob_drm_crtc *scrtc)
  52. {
  53. struct drm_crtc *crtc = &scrtc->crtc;
  54. struct shmob_drm_device *sdev = crtc->dev->dev_private;
  55. const struct shmob_drm_interface_data *idata = &sdev->pdata->iface;
  56. const struct drm_display_mode *mode = &crtc->mode;
  57. u32 value;
  58. value = sdev->ldmt1r
  59. | ((mode->flags & DRM_MODE_FLAG_PVSYNC) ? 0 : LDMT1R_VPOL)
  60. | ((mode->flags & DRM_MODE_FLAG_PHSYNC) ? 0 : LDMT1R_HPOL)
  61. | ((idata->flags & SHMOB_DRM_IFACE_FL_DWPOL) ? LDMT1R_DWPOL : 0)
  62. | ((idata->flags & SHMOB_DRM_IFACE_FL_DIPOL) ? LDMT1R_DIPOL : 0)
  63. | ((idata->flags & SHMOB_DRM_IFACE_FL_DAPOL) ? LDMT1R_DAPOL : 0)
  64. | ((idata->flags & SHMOB_DRM_IFACE_FL_HSCNT) ? LDMT1R_HSCNT : 0)
  65. | ((idata->flags & SHMOB_DRM_IFACE_FL_DWCNT) ? LDMT1R_DWCNT : 0);
  66. lcdc_write(sdev, LDMT1R, value);
  67. if (idata->interface >= SHMOB_DRM_IFACE_SYS8A &&
  68. idata->interface <= SHMOB_DRM_IFACE_SYS24) {
  69. /* Setup SYS bus. */
  70. value = (idata->sys.cs_setup << LDMT2R_CSUP_SHIFT)
  71. | (idata->sys.vsync_active_high ? LDMT2R_RSV : 0)
  72. | (idata->sys.vsync_dir_input ? LDMT2R_VSEL : 0)
  73. | (idata->sys.write_setup << LDMT2R_WCSC_SHIFT)
  74. | (idata->sys.write_cycle << LDMT2R_WCEC_SHIFT)
  75. | (idata->sys.write_strobe << LDMT2R_WCLW_SHIFT);
  76. lcdc_write(sdev, LDMT2R, value);
  77. value = (idata->sys.read_latch << LDMT3R_RDLC_SHIFT)
  78. | (idata->sys.read_setup << LDMT3R_RCSC_SHIFT)
  79. | (idata->sys.read_cycle << LDMT3R_RCEC_SHIFT)
  80. | (idata->sys.read_strobe << LDMT3R_RCLW_SHIFT);
  81. lcdc_write(sdev, LDMT3R, value);
  82. }
  83. value = ((mode->hdisplay / 8) << 16) /* HDCN */
  84. | (mode->htotal / 8); /* HTCN */
  85. lcdc_write(sdev, LDHCNR, value);
  86. value = (((mode->hsync_end - mode->hsync_start) / 8) << 16) /* HSYNW */
  87. | (mode->hsync_start / 8); /* HSYNP */
  88. lcdc_write(sdev, LDHSYNR, value);
  89. value = ((mode->hdisplay & 7) << 24) | ((mode->htotal & 7) << 16)
  90. | (((mode->hsync_end - mode->hsync_start) & 7) << 8)
  91. | (mode->hsync_start & 7);
  92. lcdc_write(sdev, LDHAJR, value);
  93. value = ((mode->vdisplay) << 16) /* VDLN */
  94. | mode->vtotal; /* VTLN */
  95. lcdc_write(sdev, LDVLNR, value);
  96. value = ((mode->vsync_end - mode->vsync_start) << 16) /* VSYNW */
  97. | mode->vsync_start; /* VSYNP */
  98. lcdc_write(sdev, LDVSYNR, value);
  99. }
  100. static void shmob_drm_crtc_start_stop(struct shmob_drm_crtc *scrtc, bool start)
  101. {
  102. struct shmob_drm_device *sdev = scrtc->crtc.dev->dev_private;
  103. u32 value;
  104. value = lcdc_read(sdev, LDCNT2R);
  105. if (start)
  106. lcdc_write(sdev, LDCNT2R, value | LDCNT2R_DO);
  107. else
  108. lcdc_write(sdev, LDCNT2R, value & ~LDCNT2R_DO);
  109. /* Wait until power is applied/stopped. */
  110. while (1) {
  111. value = lcdc_read(sdev, LDPMR) & LDPMR_LPS;
  112. if ((start && value) || (!start && !value))
  113. break;
  114. cpu_relax();
  115. }
  116. if (!start) {
  117. /* Stop the dot clock. */
  118. lcdc_write(sdev, LDDCKSTPR, LDDCKSTPR_DCKSTP);
  119. }
  120. }
  121. /*
  122. * shmob_drm_crtc_start - Configure and start the LCDC
  123. * @scrtc: the SH Mobile CRTC
  124. *
  125. * Configure and start the LCDC device. External devices (clocks, MERAM, panels,
  126. * ...) are not touched by this function.
  127. */
  128. static void shmob_drm_crtc_start(struct shmob_drm_crtc *scrtc)
  129. {
  130. struct drm_crtc *crtc = &scrtc->crtc;
  131. struct shmob_drm_device *sdev = crtc->dev->dev_private;
  132. const struct shmob_drm_interface_data *idata = &sdev->pdata->iface;
  133. const struct shmob_drm_format_info *format;
  134. struct drm_device *dev = sdev->ddev;
  135. struct drm_plane *plane;
  136. u32 value;
  137. int ret;
  138. if (scrtc->started)
  139. return;
  140. format = shmob_drm_format_info(crtc->primary->fb->format->format);
  141. if (WARN_ON(format == NULL))
  142. return;
  143. /* Enable clocks before accessing the hardware. */
  144. ret = shmob_drm_clk_on(sdev);
  145. if (ret < 0)
  146. return;
  147. /* Reset and enable the LCDC. */
  148. lcdc_write(sdev, LDCNT2R, lcdc_read(sdev, LDCNT2R) | LDCNT2R_BR);
  149. lcdc_wait_bit(sdev, LDCNT2R, LDCNT2R_BR, 0);
  150. lcdc_write(sdev, LDCNT2R, LDCNT2R_ME);
  151. /* Stop the LCDC first and disable all interrupts. */
  152. shmob_drm_crtc_start_stop(scrtc, false);
  153. lcdc_write(sdev, LDINTR, 0);
  154. /* Configure power supply, dot clocks and start them. */
  155. lcdc_write(sdev, LDPMR, 0);
  156. value = sdev->lddckr;
  157. if (idata->clk_div) {
  158. /* FIXME: sh7724 can only use 42, 48, 54 and 60 for the divider
  159. * denominator.
  160. */
  161. lcdc_write(sdev, LDDCKPAT1R, 0);
  162. lcdc_write(sdev, LDDCKPAT2R, (1 << (idata->clk_div / 2)) - 1);
  163. if (idata->clk_div == 1)
  164. value |= LDDCKR_MOSEL;
  165. else
  166. value |= idata->clk_div;
  167. }
  168. lcdc_write(sdev, LDDCKR, value);
  169. lcdc_write(sdev, LDDCKSTPR, 0);
  170. lcdc_wait_bit(sdev, LDDCKSTPR, ~0, 0);
  171. /* TODO: Setup SYS panel */
  172. /* Setup geometry, format, frame buffer memory and operation mode. */
  173. shmob_drm_crtc_setup_geometry(scrtc);
  174. /* TODO: Handle YUV colorspaces. Hardcode REC709 for now. */
  175. lcdc_write(sdev, LDDFR, format->lddfr | LDDFR_CF1);
  176. lcdc_write(sdev, LDMLSR, scrtc->line_size);
  177. lcdc_write(sdev, LDSA1R, scrtc->dma[0]);
  178. if (format->yuv)
  179. lcdc_write(sdev, LDSA2R, scrtc->dma[1]);
  180. lcdc_write(sdev, LDSM1R, 0);
  181. /* Word and long word swap. */
  182. switch (format->fourcc) {
  183. case DRM_FORMAT_RGB565:
  184. case DRM_FORMAT_NV21:
  185. case DRM_FORMAT_NV61:
  186. case DRM_FORMAT_NV42:
  187. value = LDDDSR_LS | LDDDSR_WS;
  188. break;
  189. case DRM_FORMAT_RGB888:
  190. case DRM_FORMAT_NV12:
  191. case DRM_FORMAT_NV16:
  192. case DRM_FORMAT_NV24:
  193. value = LDDDSR_LS | LDDDSR_WS | LDDDSR_BS;
  194. break;
  195. case DRM_FORMAT_ARGB8888:
  196. default:
  197. value = LDDDSR_LS;
  198. break;
  199. }
  200. lcdc_write(sdev, LDDDSR, value);
  201. /* Setup planes. */
  202. drm_for_each_legacy_plane(plane, dev) {
  203. if (plane->crtc == crtc)
  204. shmob_drm_plane_setup(plane);
  205. }
  206. /* Enable the display output. */
  207. lcdc_write(sdev, LDCNT1R, LDCNT1R_DE);
  208. shmob_drm_crtc_start_stop(scrtc, true);
  209. scrtc->started = true;
  210. }
  211. static void shmob_drm_crtc_stop(struct shmob_drm_crtc *scrtc)
  212. {
  213. struct drm_crtc *crtc = &scrtc->crtc;
  214. struct shmob_drm_device *sdev = crtc->dev->dev_private;
  215. if (!scrtc->started)
  216. return;
  217. /* Stop the LCDC. */
  218. shmob_drm_crtc_start_stop(scrtc, false);
  219. /* Disable the display output. */
  220. lcdc_write(sdev, LDCNT1R, 0);
  221. /* Stop clocks. */
  222. shmob_drm_clk_off(sdev);
  223. scrtc->started = false;
  224. }
  225. void shmob_drm_crtc_suspend(struct shmob_drm_crtc *scrtc)
  226. {
  227. shmob_drm_crtc_stop(scrtc);
  228. }
  229. void shmob_drm_crtc_resume(struct shmob_drm_crtc *scrtc)
  230. {
  231. if (scrtc->dpms != DRM_MODE_DPMS_ON)
  232. return;
  233. shmob_drm_crtc_start(scrtc);
  234. }
  235. static void shmob_drm_crtc_compute_base(struct shmob_drm_crtc *scrtc,
  236. int x, int y)
  237. {
  238. struct drm_crtc *crtc = &scrtc->crtc;
  239. struct drm_framebuffer *fb = crtc->primary->fb;
  240. struct drm_gem_cma_object *gem;
  241. unsigned int bpp;
  242. bpp = scrtc->format->yuv ? 8 : scrtc->format->bpp;
  243. gem = drm_fb_cma_get_gem_obj(fb, 0);
  244. scrtc->dma[0] = gem->paddr + fb->offsets[0]
  245. + y * fb->pitches[0] + x * bpp / 8;
  246. if (scrtc->format->yuv) {
  247. bpp = scrtc->format->bpp - 8;
  248. gem = drm_fb_cma_get_gem_obj(fb, 1);
  249. scrtc->dma[1] = gem->paddr + fb->offsets[1]
  250. + y / (bpp == 4 ? 2 : 1) * fb->pitches[1]
  251. + x * (bpp == 16 ? 2 : 1);
  252. }
  253. }
  254. static void shmob_drm_crtc_update_base(struct shmob_drm_crtc *scrtc)
  255. {
  256. struct drm_crtc *crtc = &scrtc->crtc;
  257. struct shmob_drm_device *sdev = crtc->dev->dev_private;
  258. shmob_drm_crtc_compute_base(scrtc, crtc->x, crtc->y);
  259. lcdc_write_mirror(sdev, LDSA1R, scrtc->dma[0]);
  260. if (scrtc->format->yuv)
  261. lcdc_write_mirror(sdev, LDSA2R, scrtc->dma[1]);
  262. lcdc_write(sdev, LDRCNTR, lcdc_read(sdev, LDRCNTR) ^ LDRCNTR_MRS);
  263. }
  264. #define to_shmob_crtc(c) container_of(c, struct shmob_drm_crtc, crtc)
  265. static void shmob_drm_crtc_dpms(struct drm_crtc *crtc, int mode)
  266. {
  267. struct shmob_drm_crtc *scrtc = to_shmob_crtc(crtc);
  268. if (scrtc->dpms == mode)
  269. return;
  270. if (mode == DRM_MODE_DPMS_ON)
  271. shmob_drm_crtc_start(scrtc);
  272. else
  273. shmob_drm_crtc_stop(scrtc);
  274. scrtc->dpms = mode;
  275. }
  276. static void shmob_drm_crtc_mode_prepare(struct drm_crtc *crtc)
  277. {
  278. shmob_drm_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);
  279. }
  280. static int shmob_drm_crtc_mode_set(struct drm_crtc *crtc,
  281. struct drm_display_mode *mode,
  282. struct drm_display_mode *adjusted_mode,
  283. int x, int y,
  284. struct drm_framebuffer *old_fb)
  285. {
  286. struct shmob_drm_crtc *scrtc = to_shmob_crtc(crtc);
  287. struct shmob_drm_device *sdev = crtc->dev->dev_private;
  288. const struct shmob_drm_format_info *format;
  289. format = shmob_drm_format_info(crtc->primary->fb->format->format);
  290. if (format == NULL) {
  291. dev_dbg(sdev->dev, "mode_set: unsupported format %08x\n",
  292. crtc->primary->fb->format->format);
  293. return -EINVAL;
  294. }
  295. scrtc->format = format;
  296. scrtc->line_size = crtc->primary->fb->pitches[0];
  297. shmob_drm_crtc_compute_base(scrtc, x, y);
  298. return 0;
  299. }
  300. static void shmob_drm_crtc_mode_commit(struct drm_crtc *crtc)
  301. {
  302. shmob_drm_crtc_dpms(crtc, DRM_MODE_DPMS_ON);
  303. }
  304. static int shmob_drm_crtc_mode_set_base(struct drm_crtc *crtc, int x, int y,
  305. struct drm_framebuffer *old_fb)
  306. {
  307. shmob_drm_crtc_update_base(to_shmob_crtc(crtc));
  308. return 0;
  309. }
  310. static const struct drm_crtc_helper_funcs crtc_helper_funcs = {
  311. .dpms = shmob_drm_crtc_dpms,
  312. .prepare = shmob_drm_crtc_mode_prepare,
  313. .commit = shmob_drm_crtc_mode_commit,
  314. .mode_set = shmob_drm_crtc_mode_set,
  315. .mode_set_base = shmob_drm_crtc_mode_set_base,
  316. };
  317. void shmob_drm_crtc_finish_page_flip(struct shmob_drm_crtc *scrtc)
  318. {
  319. struct drm_pending_vblank_event *event;
  320. struct drm_device *dev = scrtc->crtc.dev;
  321. unsigned long flags;
  322. spin_lock_irqsave(&dev->event_lock, flags);
  323. event = scrtc->event;
  324. scrtc->event = NULL;
  325. if (event) {
  326. drm_crtc_send_vblank_event(&scrtc->crtc, event);
  327. drm_crtc_vblank_put(&scrtc->crtc);
  328. }
  329. spin_unlock_irqrestore(&dev->event_lock, flags);
  330. }
  331. static int shmob_drm_crtc_page_flip(struct drm_crtc *crtc,
  332. struct drm_framebuffer *fb,
  333. struct drm_pending_vblank_event *event,
  334. uint32_t page_flip_flags,
  335. struct drm_modeset_acquire_ctx *ctx)
  336. {
  337. struct shmob_drm_crtc *scrtc = to_shmob_crtc(crtc);
  338. struct drm_device *dev = scrtc->crtc.dev;
  339. unsigned long flags;
  340. spin_lock_irqsave(&dev->event_lock, flags);
  341. if (scrtc->event != NULL) {
  342. spin_unlock_irqrestore(&dev->event_lock, flags);
  343. return -EBUSY;
  344. }
  345. spin_unlock_irqrestore(&dev->event_lock, flags);
  346. crtc->primary->fb = fb;
  347. shmob_drm_crtc_update_base(scrtc);
  348. if (event) {
  349. event->pipe = 0;
  350. drm_crtc_vblank_get(&scrtc->crtc);
  351. spin_lock_irqsave(&dev->event_lock, flags);
  352. scrtc->event = event;
  353. spin_unlock_irqrestore(&dev->event_lock, flags);
  354. }
  355. return 0;
  356. }
  357. static void shmob_drm_crtc_enable_vblank(struct shmob_drm_device *sdev,
  358. bool enable)
  359. {
  360. unsigned long flags;
  361. u32 ldintr;
  362. /* Be careful not to acknowledge any pending interrupt. */
  363. spin_lock_irqsave(&sdev->irq_lock, flags);
  364. ldintr = lcdc_read(sdev, LDINTR) | LDINTR_STATUS_MASK;
  365. if (enable)
  366. ldintr |= LDINTR_VEE;
  367. else
  368. ldintr &= ~LDINTR_VEE;
  369. lcdc_write(sdev, LDINTR, ldintr);
  370. spin_unlock_irqrestore(&sdev->irq_lock, flags);
  371. }
  372. static int shmob_drm_enable_vblank(struct drm_crtc *crtc)
  373. {
  374. struct shmob_drm_device *sdev = crtc->dev->dev_private;
  375. shmob_drm_crtc_enable_vblank(sdev, true);
  376. return 0;
  377. }
  378. static void shmob_drm_disable_vblank(struct drm_crtc *crtc)
  379. {
  380. struct shmob_drm_device *sdev = crtc->dev->dev_private;
  381. shmob_drm_crtc_enable_vblank(sdev, false);
  382. }
  383. static const struct drm_crtc_funcs crtc_funcs = {
  384. .destroy = drm_crtc_cleanup,
  385. .set_config = drm_crtc_helper_set_config,
  386. .page_flip = shmob_drm_crtc_page_flip,
  387. .enable_vblank = shmob_drm_enable_vblank,
  388. .disable_vblank = shmob_drm_disable_vblank,
  389. };
  390. int shmob_drm_crtc_create(struct shmob_drm_device *sdev)
  391. {
  392. struct drm_crtc *crtc = &sdev->crtc.crtc;
  393. int ret;
  394. sdev->crtc.dpms = DRM_MODE_DPMS_OFF;
  395. ret = drm_crtc_init(sdev->ddev, crtc, &crtc_funcs);
  396. if (ret < 0)
  397. return ret;
  398. drm_crtc_helper_add(crtc, &crtc_helper_funcs);
  399. return 0;
  400. }
  401. /* -----------------------------------------------------------------------------
  402. * Encoder
  403. */
  404. #define to_shmob_encoder(e) \
  405. container_of(e, struct shmob_drm_encoder, encoder)
  406. static void shmob_drm_encoder_dpms(struct drm_encoder *encoder, int mode)
  407. {
  408. struct shmob_drm_encoder *senc = to_shmob_encoder(encoder);
  409. struct shmob_drm_device *sdev = encoder->dev->dev_private;
  410. struct shmob_drm_connector *scon = &sdev->connector;
  411. if (senc->dpms == mode)
  412. return;
  413. shmob_drm_backlight_dpms(scon, mode);
  414. senc->dpms = mode;
  415. }
  416. static bool shmob_drm_encoder_mode_fixup(struct drm_encoder *encoder,
  417. const struct drm_display_mode *mode,
  418. struct drm_display_mode *adjusted_mode)
  419. {
  420. struct drm_device *dev = encoder->dev;
  421. struct shmob_drm_device *sdev = dev->dev_private;
  422. struct drm_connector *connector = &sdev->connector.connector;
  423. const struct drm_display_mode *panel_mode;
  424. if (list_empty(&connector->modes)) {
  425. dev_dbg(dev->dev, "mode_fixup: empty modes list\n");
  426. return false;
  427. }
  428. /* The flat panel mode is fixed, just copy it to the adjusted mode. */
  429. panel_mode = list_first_entry(&connector->modes,
  430. struct drm_display_mode, head);
  431. drm_mode_copy(adjusted_mode, panel_mode);
  432. return true;
  433. }
  434. static void shmob_drm_encoder_mode_prepare(struct drm_encoder *encoder)
  435. {
  436. /* No-op, everything is handled in the CRTC code. */
  437. }
  438. static void shmob_drm_encoder_mode_set(struct drm_encoder *encoder,
  439. struct drm_display_mode *mode,
  440. struct drm_display_mode *adjusted_mode)
  441. {
  442. /* No-op, everything is handled in the CRTC code. */
  443. }
  444. static void shmob_drm_encoder_mode_commit(struct drm_encoder *encoder)
  445. {
  446. /* No-op, everything is handled in the CRTC code. */
  447. }
  448. static const struct drm_encoder_helper_funcs encoder_helper_funcs = {
  449. .dpms = shmob_drm_encoder_dpms,
  450. .mode_fixup = shmob_drm_encoder_mode_fixup,
  451. .prepare = shmob_drm_encoder_mode_prepare,
  452. .commit = shmob_drm_encoder_mode_commit,
  453. .mode_set = shmob_drm_encoder_mode_set,
  454. };
  455. static void shmob_drm_encoder_destroy(struct drm_encoder *encoder)
  456. {
  457. drm_encoder_cleanup(encoder);
  458. }
  459. static const struct drm_encoder_funcs encoder_funcs = {
  460. .destroy = shmob_drm_encoder_destroy,
  461. };
  462. int shmob_drm_encoder_create(struct shmob_drm_device *sdev)
  463. {
  464. struct drm_encoder *encoder = &sdev->encoder.encoder;
  465. int ret;
  466. sdev->encoder.dpms = DRM_MODE_DPMS_OFF;
  467. encoder->possible_crtcs = 1;
  468. ret = drm_encoder_init(sdev->ddev, encoder, &encoder_funcs,
  469. DRM_MODE_ENCODER_LVDS, NULL);
  470. if (ret < 0)
  471. return ret;
  472. drm_encoder_helper_add(encoder, &encoder_helper_funcs);
  473. return 0;
  474. }
  475. /* -----------------------------------------------------------------------------
  476. * Connector
  477. */
  478. #define to_shmob_connector(c) \
  479. container_of(c, struct shmob_drm_connector, connector)
  480. static int shmob_drm_connector_get_modes(struct drm_connector *connector)
  481. {
  482. struct shmob_drm_device *sdev = connector->dev->dev_private;
  483. struct drm_display_mode *mode;
  484. mode = drm_mode_create(connector->dev);
  485. if (mode == NULL)
  486. return 0;
  487. mode->type = DRM_MODE_TYPE_PREFERRED | DRM_MODE_TYPE_DRIVER;
  488. mode->clock = sdev->pdata->panel.mode.clock;
  489. mode->hdisplay = sdev->pdata->panel.mode.hdisplay;
  490. mode->hsync_start = sdev->pdata->panel.mode.hsync_start;
  491. mode->hsync_end = sdev->pdata->panel.mode.hsync_end;
  492. mode->htotal = sdev->pdata->panel.mode.htotal;
  493. mode->vdisplay = sdev->pdata->panel.mode.vdisplay;
  494. mode->vsync_start = sdev->pdata->panel.mode.vsync_start;
  495. mode->vsync_end = sdev->pdata->panel.mode.vsync_end;
  496. mode->vtotal = sdev->pdata->panel.mode.vtotal;
  497. mode->flags = sdev->pdata->panel.mode.flags;
  498. drm_mode_set_name(mode);
  499. drm_mode_probed_add(connector, mode);
  500. connector->display_info.width_mm = sdev->pdata->panel.width_mm;
  501. connector->display_info.height_mm = sdev->pdata->panel.height_mm;
  502. return 1;
  503. }
  504. static struct drm_encoder *
  505. shmob_drm_connector_best_encoder(struct drm_connector *connector)
  506. {
  507. struct shmob_drm_connector *scon = to_shmob_connector(connector);
  508. return scon->encoder;
  509. }
  510. static const struct drm_connector_helper_funcs connector_helper_funcs = {
  511. .get_modes = shmob_drm_connector_get_modes,
  512. .best_encoder = shmob_drm_connector_best_encoder,
  513. };
  514. static void shmob_drm_connector_destroy(struct drm_connector *connector)
  515. {
  516. struct shmob_drm_connector *scon = to_shmob_connector(connector);
  517. shmob_drm_backlight_exit(scon);
  518. drm_connector_unregister(connector);
  519. drm_connector_cleanup(connector);
  520. }
  521. static const struct drm_connector_funcs connector_funcs = {
  522. .dpms = drm_helper_connector_dpms,
  523. .fill_modes = drm_helper_probe_single_connector_modes,
  524. .destroy = shmob_drm_connector_destroy,
  525. };
  526. int shmob_drm_connector_create(struct shmob_drm_device *sdev,
  527. struct drm_encoder *encoder)
  528. {
  529. struct drm_connector *connector = &sdev->connector.connector;
  530. int ret;
  531. sdev->connector.encoder = encoder;
  532. connector->display_info.width_mm = sdev->pdata->panel.width_mm;
  533. connector->display_info.height_mm = sdev->pdata->panel.height_mm;
  534. ret = drm_connector_init(sdev->ddev, connector, &connector_funcs,
  535. DRM_MODE_CONNECTOR_LVDS);
  536. if (ret < 0)
  537. return ret;
  538. drm_connector_helper_add(connector, &connector_helper_funcs);
  539. ret = shmob_drm_backlight_init(&sdev->connector);
  540. if (ret < 0)
  541. goto err_cleanup;
  542. ret = drm_mode_connector_attach_encoder(connector, encoder);
  543. if (ret < 0)
  544. goto err_backlight;
  545. drm_helper_connector_dpms(connector, DRM_MODE_DPMS_OFF);
  546. drm_object_property_set_value(&connector->base,
  547. sdev->ddev->mode_config.dpms_property, DRM_MODE_DPMS_OFF);
  548. return 0;
  549. err_backlight:
  550. shmob_drm_backlight_exit(&sdev->connector);
  551. err_cleanup:
  552. drm_connector_cleanup(connector);
  553. return ret;
  554. }