mdp4_plane.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404
  1. /*
  2. * Copyright (C) 2013 Red Hat
  3. * Author: Rob Clark <robdclark@gmail.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of the GNU General Public License version 2 as published by
  7. * the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program. If not, see <http://www.gnu.org/licenses/>.
  16. */
  17. #include "mdp4_kms.h"
  18. #define DOWN_SCALE_MAX 8
  19. #define UP_SCALE_MAX 8
  20. struct mdp4_plane {
  21. struct drm_plane base;
  22. const char *name;
  23. enum mdp4_pipe pipe;
  24. uint32_t caps;
  25. uint32_t nformats;
  26. uint32_t formats[32];
  27. bool enabled;
  28. };
  29. #define to_mdp4_plane(x) container_of(x, struct mdp4_plane, base)
  30. /* MDP format helper functions */
  31. static inline
  32. enum mdp4_frame_format mdp4_get_frame_format(struct drm_framebuffer *fb)
  33. {
  34. bool is_tile = false;
  35. if (fb->modifier == DRM_FORMAT_MOD_SAMSUNG_64_32_TILE)
  36. is_tile = true;
  37. if (fb->format->format == DRM_FORMAT_NV12 && is_tile)
  38. return FRAME_TILE_YCBCR_420;
  39. return FRAME_LINEAR;
  40. }
  41. static void mdp4_plane_set_scanout(struct drm_plane *plane,
  42. struct drm_framebuffer *fb);
  43. static int mdp4_plane_mode_set(struct drm_plane *plane,
  44. struct drm_crtc *crtc, struct drm_framebuffer *fb,
  45. int crtc_x, int crtc_y,
  46. unsigned int crtc_w, unsigned int crtc_h,
  47. uint32_t src_x, uint32_t src_y,
  48. uint32_t src_w, uint32_t src_h);
  49. static struct mdp4_kms *get_kms(struct drm_plane *plane)
  50. {
  51. struct msm_drm_private *priv = plane->dev->dev_private;
  52. return to_mdp4_kms(to_mdp_kms(priv->kms));
  53. }
  54. static void mdp4_plane_destroy(struct drm_plane *plane)
  55. {
  56. struct mdp4_plane *mdp4_plane = to_mdp4_plane(plane);
  57. drm_plane_helper_disable(plane);
  58. drm_plane_cleanup(plane);
  59. kfree(mdp4_plane);
  60. }
  61. /* helper to install properties which are common to planes and crtcs */
  62. static void mdp4_plane_install_properties(struct drm_plane *plane,
  63. struct drm_mode_object *obj)
  64. {
  65. // XXX
  66. }
  67. static int mdp4_plane_set_property(struct drm_plane *plane,
  68. struct drm_property *property, uint64_t val)
  69. {
  70. // XXX
  71. return -EINVAL;
  72. }
  73. static const struct drm_plane_funcs mdp4_plane_funcs = {
  74. .update_plane = drm_atomic_helper_update_plane,
  75. .disable_plane = drm_atomic_helper_disable_plane,
  76. .destroy = mdp4_plane_destroy,
  77. .set_property = mdp4_plane_set_property,
  78. .reset = drm_atomic_helper_plane_reset,
  79. .atomic_duplicate_state = drm_atomic_helper_plane_duplicate_state,
  80. .atomic_destroy_state = drm_atomic_helper_plane_destroy_state,
  81. };
  82. static void mdp4_plane_cleanup_fb(struct drm_plane *plane,
  83. struct drm_plane_state *old_state)
  84. {
  85. struct mdp4_plane *mdp4_plane = to_mdp4_plane(plane);
  86. struct mdp4_kms *mdp4_kms = get_kms(plane);
  87. struct msm_kms *kms = &mdp4_kms->base.base;
  88. struct drm_framebuffer *fb = old_state->fb;
  89. if (!fb)
  90. return;
  91. DBG("%s: cleanup: FB[%u]", mdp4_plane->name, fb->base.id);
  92. msm_framebuffer_cleanup(fb, kms->aspace);
  93. }
  94. static int mdp4_plane_atomic_check(struct drm_plane *plane,
  95. struct drm_plane_state *state)
  96. {
  97. return 0;
  98. }
  99. static void mdp4_plane_atomic_update(struct drm_plane *plane,
  100. struct drm_plane_state *old_state)
  101. {
  102. struct drm_plane_state *state = plane->state;
  103. int ret;
  104. ret = mdp4_plane_mode_set(plane,
  105. state->crtc, state->fb,
  106. state->crtc_x, state->crtc_y,
  107. state->crtc_w, state->crtc_h,
  108. state->src_x, state->src_y,
  109. state->src_w, state->src_h);
  110. /* atomic_check should have ensured that this doesn't fail */
  111. WARN_ON(ret < 0);
  112. }
  113. static const struct drm_plane_helper_funcs mdp4_plane_helper_funcs = {
  114. .prepare_fb = msm_atomic_prepare_fb,
  115. .cleanup_fb = mdp4_plane_cleanup_fb,
  116. .atomic_check = mdp4_plane_atomic_check,
  117. .atomic_update = mdp4_plane_atomic_update,
  118. };
  119. static void mdp4_plane_set_scanout(struct drm_plane *plane,
  120. struct drm_framebuffer *fb)
  121. {
  122. struct mdp4_plane *mdp4_plane = to_mdp4_plane(plane);
  123. struct mdp4_kms *mdp4_kms = get_kms(plane);
  124. struct msm_kms *kms = &mdp4_kms->base.base;
  125. enum mdp4_pipe pipe = mdp4_plane->pipe;
  126. mdp4_write(mdp4_kms, REG_MDP4_PIPE_SRC_STRIDE_A(pipe),
  127. MDP4_PIPE_SRC_STRIDE_A_P0(fb->pitches[0]) |
  128. MDP4_PIPE_SRC_STRIDE_A_P1(fb->pitches[1]));
  129. mdp4_write(mdp4_kms, REG_MDP4_PIPE_SRC_STRIDE_B(pipe),
  130. MDP4_PIPE_SRC_STRIDE_B_P2(fb->pitches[2]) |
  131. MDP4_PIPE_SRC_STRIDE_B_P3(fb->pitches[3]));
  132. mdp4_write(mdp4_kms, REG_MDP4_PIPE_SRCP0_BASE(pipe),
  133. msm_framebuffer_iova(fb, kms->aspace, 0));
  134. mdp4_write(mdp4_kms, REG_MDP4_PIPE_SRCP1_BASE(pipe),
  135. msm_framebuffer_iova(fb, kms->aspace, 1));
  136. mdp4_write(mdp4_kms, REG_MDP4_PIPE_SRCP2_BASE(pipe),
  137. msm_framebuffer_iova(fb, kms->aspace, 2));
  138. mdp4_write(mdp4_kms, REG_MDP4_PIPE_SRCP3_BASE(pipe),
  139. msm_framebuffer_iova(fb, kms->aspace, 3));
  140. plane->fb = fb;
  141. }
  142. static void mdp4_write_csc_config(struct mdp4_kms *mdp4_kms,
  143. enum mdp4_pipe pipe, struct csc_cfg *csc)
  144. {
  145. int i;
  146. for (i = 0; i < ARRAY_SIZE(csc->matrix); i++) {
  147. mdp4_write(mdp4_kms, REG_MDP4_PIPE_CSC_MV(pipe, i),
  148. csc->matrix[i]);
  149. }
  150. for (i = 0; i < ARRAY_SIZE(csc->post_bias) ; i++) {
  151. mdp4_write(mdp4_kms, REG_MDP4_PIPE_CSC_PRE_BV(pipe, i),
  152. csc->pre_bias[i]);
  153. mdp4_write(mdp4_kms, REG_MDP4_PIPE_CSC_POST_BV(pipe, i),
  154. csc->post_bias[i]);
  155. }
  156. for (i = 0; i < ARRAY_SIZE(csc->post_clamp) ; i++) {
  157. mdp4_write(mdp4_kms, REG_MDP4_PIPE_CSC_PRE_LV(pipe, i),
  158. csc->pre_clamp[i]);
  159. mdp4_write(mdp4_kms, REG_MDP4_PIPE_CSC_POST_LV(pipe, i),
  160. csc->post_clamp[i]);
  161. }
  162. }
  163. #define MDP4_VG_PHASE_STEP_DEFAULT 0x20000000
  164. static int mdp4_plane_mode_set(struct drm_plane *plane,
  165. struct drm_crtc *crtc, struct drm_framebuffer *fb,
  166. int crtc_x, int crtc_y,
  167. unsigned int crtc_w, unsigned int crtc_h,
  168. uint32_t src_x, uint32_t src_y,
  169. uint32_t src_w, uint32_t src_h)
  170. {
  171. struct drm_device *dev = plane->dev;
  172. struct mdp4_plane *mdp4_plane = to_mdp4_plane(plane);
  173. struct mdp4_kms *mdp4_kms = get_kms(plane);
  174. enum mdp4_pipe pipe = mdp4_plane->pipe;
  175. const struct mdp_format *format;
  176. uint32_t op_mode = 0;
  177. uint32_t phasex_step = MDP4_VG_PHASE_STEP_DEFAULT;
  178. uint32_t phasey_step = MDP4_VG_PHASE_STEP_DEFAULT;
  179. enum mdp4_frame_format frame_type;
  180. if (!(crtc && fb)) {
  181. DBG("%s: disabled!", mdp4_plane->name);
  182. return 0;
  183. }
  184. frame_type = mdp4_get_frame_format(fb);
  185. /* src values are in Q16 fixed point, convert to integer: */
  186. src_x = src_x >> 16;
  187. src_y = src_y >> 16;
  188. src_w = src_w >> 16;
  189. src_h = src_h >> 16;
  190. DBG("%s: FB[%u] %u,%u,%u,%u -> CRTC[%u] %d,%d,%u,%u", mdp4_plane->name,
  191. fb->base.id, src_x, src_y, src_w, src_h,
  192. crtc->base.id, crtc_x, crtc_y, crtc_w, crtc_h);
  193. format = to_mdp_format(msm_framebuffer_format(fb));
  194. if (src_w > (crtc_w * DOWN_SCALE_MAX)) {
  195. dev_err(dev->dev, "Width down scaling exceeds limits!\n");
  196. return -ERANGE;
  197. }
  198. if (src_h > (crtc_h * DOWN_SCALE_MAX)) {
  199. dev_err(dev->dev, "Height down scaling exceeds limits!\n");
  200. return -ERANGE;
  201. }
  202. if (crtc_w > (src_w * UP_SCALE_MAX)) {
  203. dev_err(dev->dev, "Width up scaling exceeds limits!\n");
  204. return -ERANGE;
  205. }
  206. if (crtc_h > (src_h * UP_SCALE_MAX)) {
  207. dev_err(dev->dev, "Height up scaling exceeds limits!\n");
  208. return -ERANGE;
  209. }
  210. if (src_w != crtc_w) {
  211. uint32_t sel_unit = SCALE_FIR;
  212. op_mode |= MDP4_PIPE_OP_MODE_SCALEX_EN;
  213. if (MDP_FORMAT_IS_YUV(format)) {
  214. if (crtc_w > src_w)
  215. sel_unit = SCALE_PIXEL_RPT;
  216. else if (crtc_w <= (src_w / 4))
  217. sel_unit = SCALE_MN_PHASE;
  218. op_mode |= MDP4_PIPE_OP_MODE_SCALEX_UNIT_SEL(sel_unit);
  219. phasex_step = mult_frac(MDP4_VG_PHASE_STEP_DEFAULT,
  220. src_w, crtc_w);
  221. }
  222. }
  223. if (src_h != crtc_h) {
  224. uint32_t sel_unit = SCALE_FIR;
  225. op_mode |= MDP4_PIPE_OP_MODE_SCALEY_EN;
  226. if (MDP_FORMAT_IS_YUV(format)) {
  227. if (crtc_h > src_h)
  228. sel_unit = SCALE_PIXEL_RPT;
  229. else if (crtc_h <= (src_h / 4))
  230. sel_unit = SCALE_MN_PHASE;
  231. op_mode |= MDP4_PIPE_OP_MODE_SCALEY_UNIT_SEL(sel_unit);
  232. phasey_step = mult_frac(MDP4_VG_PHASE_STEP_DEFAULT,
  233. src_h, crtc_h);
  234. }
  235. }
  236. mdp4_write(mdp4_kms, REG_MDP4_PIPE_SRC_SIZE(pipe),
  237. MDP4_PIPE_SRC_SIZE_WIDTH(src_w) |
  238. MDP4_PIPE_SRC_SIZE_HEIGHT(src_h));
  239. mdp4_write(mdp4_kms, REG_MDP4_PIPE_SRC_XY(pipe),
  240. MDP4_PIPE_SRC_XY_X(src_x) |
  241. MDP4_PIPE_SRC_XY_Y(src_y));
  242. mdp4_write(mdp4_kms, REG_MDP4_PIPE_DST_SIZE(pipe),
  243. MDP4_PIPE_DST_SIZE_WIDTH(crtc_w) |
  244. MDP4_PIPE_DST_SIZE_HEIGHT(crtc_h));
  245. mdp4_write(mdp4_kms, REG_MDP4_PIPE_DST_XY(pipe),
  246. MDP4_PIPE_DST_XY_X(crtc_x) |
  247. MDP4_PIPE_DST_XY_Y(crtc_y));
  248. mdp4_plane_set_scanout(plane, fb);
  249. mdp4_write(mdp4_kms, REG_MDP4_PIPE_SRC_FORMAT(pipe),
  250. MDP4_PIPE_SRC_FORMAT_A_BPC(format->bpc_a) |
  251. MDP4_PIPE_SRC_FORMAT_R_BPC(format->bpc_r) |
  252. MDP4_PIPE_SRC_FORMAT_G_BPC(format->bpc_g) |
  253. MDP4_PIPE_SRC_FORMAT_B_BPC(format->bpc_b) |
  254. COND(format->alpha_enable, MDP4_PIPE_SRC_FORMAT_ALPHA_ENABLE) |
  255. MDP4_PIPE_SRC_FORMAT_CPP(format->cpp - 1) |
  256. MDP4_PIPE_SRC_FORMAT_UNPACK_COUNT(format->unpack_count - 1) |
  257. MDP4_PIPE_SRC_FORMAT_FETCH_PLANES(format->fetch_type) |
  258. MDP4_PIPE_SRC_FORMAT_CHROMA_SAMP(format->chroma_sample) |
  259. MDP4_PIPE_SRC_FORMAT_FRAME_FORMAT(frame_type) |
  260. COND(format->unpack_tight, MDP4_PIPE_SRC_FORMAT_UNPACK_TIGHT));
  261. mdp4_write(mdp4_kms, REG_MDP4_PIPE_SRC_UNPACK(pipe),
  262. MDP4_PIPE_SRC_UNPACK_ELEM0(format->unpack[0]) |
  263. MDP4_PIPE_SRC_UNPACK_ELEM1(format->unpack[1]) |
  264. MDP4_PIPE_SRC_UNPACK_ELEM2(format->unpack[2]) |
  265. MDP4_PIPE_SRC_UNPACK_ELEM3(format->unpack[3]));
  266. if (MDP_FORMAT_IS_YUV(format)) {
  267. struct csc_cfg *csc = mdp_get_default_csc_cfg(CSC_YUV2RGB);
  268. op_mode |= MDP4_PIPE_OP_MODE_SRC_YCBCR;
  269. op_mode |= MDP4_PIPE_OP_MODE_CSC_EN;
  270. mdp4_write_csc_config(mdp4_kms, pipe, csc);
  271. }
  272. mdp4_write(mdp4_kms, REG_MDP4_PIPE_OP_MODE(pipe), op_mode);
  273. mdp4_write(mdp4_kms, REG_MDP4_PIPE_PHASEX_STEP(pipe), phasex_step);
  274. mdp4_write(mdp4_kms, REG_MDP4_PIPE_PHASEY_STEP(pipe), phasey_step);
  275. if (frame_type != FRAME_LINEAR)
  276. mdp4_write(mdp4_kms, REG_MDP4_PIPE_SSTILE_FRAME_SIZE(pipe),
  277. MDP4_PIPE_SSTILE_FRAME_SIZE_WIDTH(src_w) |
  278. MDP4_PIPE_SSTILE_FRAME_SIZE_HEIGHT(src_h));
  279. return 0;
  280. }
  281. static const char *pipe_names[] = {
  282. "VG1", "VG2",
  283. "RGB1", "RGB2", "RGB3",
  284. "VG3", "VG4",
  285. };
  286. enum mdp4_pipe mdp4_plane_pipe(struct drm_plane *plane)
  287. {
  288. struct mdp4_plane *mdp4_plane = to_mdp4_plane(plane);
  289. return mdp4_plane->pipe;
  290. }
  291. /* initialize plane */
  292. struct drm_plane *mdp4_plane_init(struct drm_device *dev,
  293. enum mdp4_pipe pipe_id, bool private_plane)
  294. {
  295. struct drm_plane *plane = NULL;
  296. struct mdp4_plane *mdp4_plane;
  297. int ret;
  298. enum drm_plane_type type;
  299. mdp4_plane = kzalloc(sizeof(*mdp4_plane), GFP_KERNEL);
  300. if (!mdp4_plane) {
  301. ret = -ENOMEM;
  302. goto fail;
  303. }
  304. plane = &mdp4_plane->base;
  305. mdp4_plane->pipe = pipe_id;
  306. mdp4_plane->name = pipe_names[pipe_id];
  307. mdp4_plane->caps = mdp4_pipe_caps(pipe_id);
  308. mdp4_plane->nformats = mdp_get_formats(mdp4_plane->formats,
  309. ARRAY_SIZE(mdp4_plane->formats),
  310. !pipe_supports_yuv(mdp4_plane->caps));
  311. type = private_plane ? DRM_PLANE_TYPE_PRIMARY : DRM_PLANE_TYPE_OVERLAY;
  312. ret = drm_universal_plane_init(dev, plane, 0xff, &mdp4_plane_funcs,
  313. mdp4_plane->formats, mdp4_plane->nformats,
  314. NULL, type, NULL);
  315. if (ret)
  316. goto fail;
  317. drm_plane_helper_add(plane, &mdp4_plane_helper_funcs);
  318. mdp4_plane_install_properties(plane, &plane->base);
  319. return plane;
  320. fail:
  321. if (plane)
  322. mdp4_plane_destroy(plane);
  323. return ERR_PTR(ret);
  324. }