drm_dp_mst_topology.c 77 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876
  1. /*
  2. * Copyright © 2014 Red Hat
  3. *
  4. * Permission to use, copy, modify, distribute, and sell this software and its
  5. * documentation for any purpose is hereby granted without fee, provided that
  6. * the above copyright notice appear in all copies and that both that copyright
  7. * notice and this permission notice appear in supporting documentation, and
  8. * that the name of the copyright holders not be used in advertising or
  9. * publicity pertaining to distribution of the software without specific,
  10. * written prior permission. The copyright holders make no representations
  11. * about the suitability of this software for any purpose. It is provided "as
  12. * is" without express or implied warranty.
  13. *
  14. * THE COPYRIGHT HOLDERS DISCLAIM ALL WARRANTIES WITH REGARD TO THIS SOFTWARE,
  15. * INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS, IN NO
  16. * EVENT SHALL THE COPYRIGHT HOLDERS BE LIABLE FOR ANY SPECIAL, INDIRECT OR
  17. * CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE,
  18. * DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  19. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE
  20. * OF THIS SOFTWARE.
  21. */
  22. #include <linux/kernel.h>
  23. #include <linux/delay.h>
  24. #include <linux/init.h>
  25. #include <linux/errno.h>
  26. #include <linux/sched.h>
  27. #include <linux/seq_file.h>
  28. #include <linux/i2c.h>
  29. #include <drm/drm_dp_mst_helper.h>
  30. #include <drm/drmP.h>
  31. #include <drm/drm_fixed.h>
  32. /**
  33. * DOC: dp mst helper
  34. *
  35. * These functions contain parts of the DisplayPort 1.2a MultiStream Transport
  36. * protocol. The helpers contain a topology manager and bandwidth manager.
  37. * The helpers encapsulate the sending and received of sideband msgs.
  38. */
  39. static bool dump_dp_payload_table(struct drm_dp_mst_topology_mgr *mgr,
  40. char *buf);
  41. static int test_calc_pbn_mode(void);
  42. static void drm_dp_put_port(struct drm_dp_mst_port *port);
  43. static int drm_dp_dpcd_write_payload(struct drm_dp_mst_topology_mgr *mgr,
  44. int id,
  45. struct drm_dp_payload *payload);
  46. static int drm_dp_send_dpcd_write(struct drm_dp_mst_topology_mgr *mgr,
  47. struct drm_dp_mst_port *port,
  48. int offset, int size, u8 *bytes);
  49. static int drm_dp_send_link_address(struct drm_dp_mst_topology_mgr *mgr,
  50. struct drm_dp_mst_branch *mstb);
  51. static int drm_dp_send_enum_path_resources(struct drm_dp_mst_topology_mgr *mgr,
  52. struct drm_dp_mst_branch *mstb,
  53. struct drm_dp_mst_port *port);
  54. static bool drm_dp_validate_guid(struct drm_dp_mst_topology_mgr *mgr,
  55. u8 *guid);
  56. static int drm_dp_mst_register_i2c_bus(struct drm_dp_aux *aux);
  57. static void drm_dp_mst_unregister_i2c_bus(struct drm_dp_aux *aux);
  58. static void drm_dp_mst_kick_tx(struct drm_dp_mst_topology_mgr *mgr);
  59. /* sideband msg handling */
  60. static u8 drm_dp_msg_header_crc4(const uint8_t *data, size_t num_nibbles)
  61. {
  62. u8 bitmask = 0x80;
  63. u8 bitshift = 7;
  64. u8 array_index = 0;
  65. int number_of_bits = num_nibbles * 4;
  66. u8 remainder = 0;
  67. while (number_of_bits != 0) {
  68. number_of_bits--;
  69. remainder <<= 1;
  70. remainder |= (data[array_index] & bitmask) >> bitshift;
  71. bitmask >>= 1;
  72. bitshift--;
  73. if (bitmask == 0) {
  74. bitmask = 0x80;
  75. bitshift = 7;
  76. array_index++;
  77. }
  78. if ((remainder & 0x10) == 0x10)
  79. remainder ^= 0x13;
  80. }
  81. number_of_bits = 4;
  82. while (number_of_bits != 0) {
  83. number_of_bits--;
  84. remainder <<= 1;
  85. if ((remainder & 0x10) != 0)
  86. remainder ^= 0x13;
  87. }
  88. return remainder;
  89. }
  90. static u8 drm_dp_msg_data_crc4(const uint8_t *data, u8 number_of_bytes)
  91. {
  92. u8 bitmask = 0x80;
  93. u8 bitshift = 7;
  94. u8 array_index = 0;
  95. int number_of_bits = number_of_bytes * 8;
  96. u16 remainder = 0;
  97. while (number_of_bits != 0) {
  98. number_of_bits--;
  99. remainder <<= 1;
  100. remainder |= (data[array_index] & bitmask) >> bitshift;
  101. bitmask >>= 1;
  102. bitshift--;
  103. if (bitmask == 0) {
  104. bitmask = 0x80;
  105. bitshift = 7;
  106. array_index++;
  107. }
  108. if ((remainder & 0x100) == 0x100)
  109. remainder ^= 0xd5;
  110. }
  111. number_of_bits = 8;
  112. while (number_of_bits != 0) {
  113. number_of_bits--;
  114. remainder <<= 1;
  115. if ((remainder & 0x100) != 0)
  116. remainder ^= 0xd5;
  117. }
  118. return remainder & 0xff;
  119. }
  120. static inline u8 drm_dp_calc_sb_hdr_size(struct drm_dp_sideband_msg_hdr *hdr)
  121. {
  122. u8 size = 3;
  123. size += (hdr->lct / 2);
  124. return size;
  125. }
  126. static void drm_dp_encode_sideband_msg_hdr(struct drm_dp_sideband_msg_hdr *hdr,
  127. u8 *buf, int *len)
  128. {
  129. int idx = 0;
  130. int i;
  131. u8 crc4;
  132. buf[idx++] = ((hdr->lct & 0xf) << 4) | (hdr->lcr & 0xf);
  133. for (i = 0; i < (hdr->lct / 2); i++)
  134. buf[idx++] = hdr->rad[i];
  135. buf[idx++] = (hdr->broadcast << 7) | (hdr->path_msg << 6) |
  136. (hdr->msg_len & 0x3f);
  137. buf[idx++] = (hdr->somt << 7) | (hdr->eomt << 6) | (hdr->seqno << 4);
  138. crc4 = drm_dp_msg_header_crc4(buf, (idx * 2) - 1);
  139. buf[idx - 1] |= (crc4 & 0xf);
  140. *len = idx;
  141. }
  142. static bool drm_dp_decode_sideband_msg_hdr(struct drm_dp_sideband_msg_hdr *hdr,
  143. u8 *buf, int buflen, u8 *hdrlen)
  144. {
  145. u8 crc4;
  146. u8 len;
  147. int i;
  148. u8 idx;
  149. if (buf[0] == 0)
  150. return false;
  151. len = 3;
  152. len += ((buf[0] & 0xf0) >> 4) / 2;
  153. if (len > buflen)
  154. return false;
  155. crc4 = drm_dp_msg_header_crc4(buf, (len * 2) - 1);
  156. if ((crc4 & 0xf) != (buf[len - 1] & 0xf)) {
  157. DRM_DEBUG_KMS("crc4 mismatch 0x%x 0x%x\n", crc4, buf[len - 1]);
  158. return false;
  159. }
  160. hdr->lct = (buf[0] & 0xf0) >> 4;
  161. hdr->lcr = (buf[0] & 0xf);
  162. idx = 1;
  163. for (i = 0; i < (hdr->lct / 2); i++)
  164. hdr->rad[i] = buf[idx++];
  165. hdr->broadcast = (buf[idx] >> 7) & 0x1;
  166. hdr->path_msg = (buf[idx] >> 6) & 0x1;
  167. hdr->msg_len = buf[idx] & 0x3f;
  168. idx++;
  169. hdr->somt = (buf[idx] >> 7) & 0x1;
  170. hdr->eomt = (buf[idx] >> 6) & 0x1;
  171. hdr->seqno = (buf[idx] >> 4) & 0x1;
  172. idx++;
  173. *hdrlen = idx;
  174. return true;
  175. }
  176. static void drm_dp_encode_sideband_req(struct drm_dp_sideband_msg_req_body *req,
  177. struct drm_dp_sideband_msg_tx *raw)
  178. {
  179. int idx = 0;
  180. int i;
  181. u8 *buf = raw->msg;
  182. buf[idx++] = req->req_type & 0x7f;
  183. switch (req->req_type) {
  184. case DP_ENUM_PATH_RESOURCES:
  185. buf[idx] = (req->u.port_num.port_number & 0xf) << 4;
  186. idx++;
  187. break;
  188. case DP_ALLOCATE_PAYLOAD:
  189. buf[idx] = (req->u.allocate_payload.port_number & 0xf) << 4 |
  190. (req->u.allocate_payload.number_sdp_streams & 0xf);
  191. idx++;
  192. buf[idx] = (req->u.allocate_payload.vcpi & 0x7f);
  193. idx++;
  194. buf[idx] = (req->u.allocate_payload.pbn >> 8);
  195. idx++;
  196. buf[idx] = (req->u.allocate_payload.pbn & 0xff);
  197. idx++;
  198. for (i = 0; i < req->u.allocate_payload.number_sdp_streams / 2; i++) {
  199. buf[idx] = ((req->u.allocate_payload.sdp_stream_sink[i * 2] & 0xf) << 4) |
  200. (req->u.allocate_payload.sdp_stream_sink[i * 2 + 1] & 0xf);
  201. idx++;
  202. }
  203. if (req->u.allocate_payload.number_sdp_streams & 1) {
  204. i = req->u.allocate_payload.number_sdp_streams - 1;
  205. buf[idx] = (req->u.allocate_payload.sdp_stream_sink[i] & 0xf) << 4;
  206. idx++;
  207. }
  208. break;
  209. case DP_QUERY_PAYLOAD:
  210. buf[idx] = (req->u.query_payload.port_number & 0xf) << 4;
  211. idx++;
  212. buf[idx] = (req->u.query_payload.vcpi & 0x7f);
  213. idx++;
  214. break;
  215. case DP_REMOTE_DPCD_READ:
  216. buf[idx] = (req->u.dpcd_read.port_number & 0xf) << 4;
  217. buf[idx] |= ((req->u.dpcd_read.dpcd_address & 0xf0000) >> 16) & 0xf;
  218. idx++;
  219. buf[idx] = (req->u.dpcd_read.dpcd_address & 0xff00) >> 8;
  220. idx++;
  221. buf[idx] = (req->u.dpcd_read.dpcd_address & 0xff);
  222. idx++;
  223. buf[idx] = (req->u.dpcd_read.num_bytes);
  224. idx++;
  225. break;
  226. case DP_REMOTE_DPCD_WRITE:
  227. buf[idx] = (req->u.dpcd_write.port_number & 0xf) << 4;
  228. buf[idx] |= ((req->u.dpcd_write.dpcd_address & 0xf0000) >> 16) & 0xf;
  229. idx++;
  230. buf[idx] = (req->u.dpcd_write.dpcd_address & 0xff00) >> 8;
  231. idx++;
  232. buf[idx] = (req->u.dpcd_write.dpcd_address & 0xff);
  233. idx++;
  234. buf[idx] = (req->u.dpcd_write.num_bytes);
  235. idx++;
  236. memcpy(&buf[idx], req->u.dpcd_write.bytes, req->u.dpcd_write.num_bytes);
  237. idx += req->u.dpcd_write.num_bytes;
  238. break;
  239. case DP_REMOTE_I2C_READ:
  240. buf[idx] = (req->u.i2c_read.port_number & 0xf) << 4;
  241. buf[idx] |= (req->u.i2c_read.num_transactions & 0x3);
  242. idx++;
  243. for (i = 0; i < (req->u.i2c_read.num_transactions & 0x3); i++) {
  244. buf[idx] = req->u.i2c_read.transactions[i].i2c_dev_id & 0x7f;
  245. idx++;
  246. buf[idx] = req->u.i2c_read.transactions[i].num_bytes;
  247. idx++;
  248. memcpy(&buf[idx], req->u.i2c_read.transactions[i].bytes, req->u.i2c_read.transactions[i].num_bytes);
  249. idx += req->u.i2c_read.transactions[i].num_bytes;
  250. buf[idx] = (req->u.i2c_read.transactions[i].no_stop_bit & 0x1) << 5;
  251. buf[idx] |= (req->u.i2c_read.transactions[i].i2c_transaction_delay & 0xf);
  252. idx++;
  253. }
  254. buf[idx] = (req->u.i2c_read.read_i2c_device_id) & 0x7f;
  255. idx++;
  256. buf[idx] = (req->u.i2c_read.num_bytes_read);
  257. idx++;
  258. break;
  259. case DP_REMOTE_I2C_WRITE:
  260. buf[idx] = (req->u.i2c_write.port_number & 0xf) << 4;
  261. idx++;
  262. buf[idx] = (req->u.i2c_write.write_i2c_device_id) & 0x7f;
  263. idx++;
  264. buf[idx] = (req->u.i2c_write.num_bytes);
  265. idx++;
  266. memcpy(&buf[idx], req->u.i2c_write.bytes, req->u.i2c_write.num_bytes);
  267. idx += req->u.i2c_write.num_bytes;
  268. break;
  269. }
  270. raw->cur_len = idx;
  271. }
  272. static void drm_dp_crc_sideband_chunk_req(u8 *msg, u8 len)
  273. {
  274. u8 crc4;
  275. crc4 = drm_dp_msg_data_crc4(msg, len);
  276. msg[len] = crc4;
  277. }
  278. static void drm_dp_encode_sideband_reply(struct drm_dp_sideband_msg_reply_body *rep,
  279. struct drm_dp_sideband_msg_tx *raw)
  280. {
  281. int idx = 0;
  282. u8 *buf = raw->msg;
  283. buf[idx++] = (rep->reply_type & 0x1) << 7 | (rep->req_type & 0x7f);
  284. raw->cur_len = idx;
  285. }
  286. /* this adds a chunk of msg to the builder to get the final msg */
  287. static bool drm_dp_sideband_msg_build(struct drm_dp_sideband_msg_rx *msg,
  288. u8 *replybuf, u8 replybuflen, bool hdr)
  289. {
  290. int ret;
  291. u8 crc4;
  292. if (hdr) {
  293. u8 hdrlen;
  294. struct drm_dp_sideband_msg_hdr recv_hdr;
  295. ret = drm_dp_decode_sideband_msg_hdr(&recv_hdr, replybuf, replybuflen, &hdrlen);
  296. if (ret == false) {
  297. print_hex_dump(KERN_DEBUG, "failed hdr", DUMP_PREFIX_NONE, 16, 1, replybuf, replybuflen, false);
  298. return false;
  299. }
  300. /* get length contained in this portion */
  301. msg->curchunk_len = recv_hdr.msg_len;
  302. msg->curchunk_hdrlen = hdrlen;
  303. /* we have already gotten an somt - don't bother parsing */
  304. if (recv_hdr.somt && msg->have_somt)
  305. return false;
  306. if (recv_hdr.somt) {
  307. memcpy(&msg->initial_hdr, &recv_hdr, sizeof(struct drm_dp_sideband_msg_hdr));
  308. msg->have_somt = true;
  309. }
  310. if (recv_hdr.eomt)
  311. msg->have_eomt = true;
  312. /* copy the bytes for the remainder of this header chunk */
  313. msg->curchunk_idx = min(msg->curchunk_len, (u8)(replybuflen - hdrlen));
  314. memcpy(&msg->chunk[0], replybuf + hdrlen, msg->curchunk_idx);
  315. } else {
  316. memcpy(&msg->chunk[msg->curchunk_idx], replybuf, replybuflen);
  317. msg->curchunk_idx += replybuflen;
  318. }
  319. if (msg->curchunk_idx >= msg->curchunk_len) {
  320. /* do CRC */
  321. crc4 = drm_dp_msg_data_crc4(msg->chunk, msg->curchunk_len - 1);
  322. /* copy chunk into bigger msg */
  323. memcpy(&msg->msg[msg->curlen], msg->chunk, msg->curchunk_len - 1);
  324. msg->curlen += msg->curchunk_len - 1;
  325. }
  326. return true;
  327. }
  328. static bool drm_dp_sideband_parse_link_address(struct drm_dp_sideband_msg_rx *raw,
  329. struct drm_dp_sideband_msg_reply_body *repmsg)
  330. {
  331. int idx = 1;
  332. int i;
  333. memcpy(repmsg->u.link_addr.guid, &raw->msg[idx], 16);
  334. idx += 16;
  335. repmsg->u.link_addr.nports = raw->msg[idx] & 0xf;
  336. idx++;
  337. if (idx > raw->curlen)
  338. goto fail_len;
  339. for (i = 0; i < repmsg->u.link_addr.nports; i++) {
  340. if (raw->msg[idx] & 0x80)
  341. repmsg->u.link_addr.ports[i].input_port = 1;
  342. repmsg->u.link_addr.ports[i].peer_device_type = (raw->msg[idx] >> 4) & 0x7;
  343. repmsg->u.link_addr.ports[i].port_number = (raw->msg[idx] & 0xf);
  344. idx++;
  345. if (idx > raw->curlen)
  346. goto fail_len;
  347. repmsg->u.link_addr.ports[i].mcs = (raw->msg[idx] >> 7) & 0x1;
  348. repmsg->u.link_addr.ports[i].ddps = (raw->msg[idx] >> 6) & 0x1;
  349. if (repmsg->u.link_addr.ports[i].input_port == 0)
  350. repmsg->u.link_addr.ports[i].legacy_device_plug_status = (raw->msg[idx] >> 5) & 0x1;
  351. idx++;
  352. if (idx > raw->curlen)
  353. goto fail_len;
  354. if (repmsg->u.link_addr.ports[i].input_port == 0) {
  355. repmsg->u.link_addr.ports[i].dpcd_revision = (raw->msg[idx]);
  356. idx++;
  357. if (idx > raw->curlen)
  358. goto fail_len;
  359. memcpy(repmsg->u.link_addr.ports[i].peer_guid, &raw->msg[idx], 16);
  360. idx += 16;
  361. if (idx > raw->curlen)
  362. goto fail_len;
  363. repmsg->u.link_addr.ports[i].num_sdp_streams = (raw->msg[idx] >> 4) & 0xf;
  364. repmsg->u.link_addr.ports[i].num_sdp_stream_sinks = (raw->msg[idx] & 0xf);
  365. idx++;
  366. }
  367. if (idx > raw->curlen)
  368. goto fail_len;
  369. }
  370. return true;
  371. fail_len:
  372. DRM_DEBUG_KMS("link address reply parse length fail %d %d\n", idx, raw->curlen);
  373. return false;
  374. }
  375. static bool drm_dp_sideband_parse_remote_dpcd_read(struct drm_dp_sideband_msg_rx *raw,
  376. struct drm_dp_sideband_msg_reply_body *repmsg)
  377. {
  378. int idx = 1;
  379. repmsg->u.remote_dpcd_read_ack.port_number = raw->msg[idx] & 0xf;
  380. idx++;
  381. if (idx > raw->curlen)
  382. goto fail_len;
  383. repmsg->u.remote_dpcd_read_ack.num_bytes = raw->msg[idx];
  384. if (idx > raw->curlen)
  385. goto fail_len;
  386. memcpy(repmsg->u.remote_dpcd_read_ack.bytes, &raw->msg[idx], repmsg->u.remote_dpcd_read_ack.num_bytes);
  387. return true;
  388. fail_len:
  389. DRM_DEBUG_KMS("link address reply parse length fail %d %d\n", idx, raw->curlen);
  390. return false;
  391. }
  392. static bool drm_dp_sideband_parse_remote_dpcd_write(struct drm_dp_sideband_msg_rx *raw,
  393. struct drm_dp_sideband_msg_reply_body *repmsg)
  394. {
  395. int idx = 1;
  396. repmsg->u.remote_dpcd_write_ack.port_number = raw->msg[idx] & 0xf;
  397. idx++;
  398. if (idx > raw->curlen)
  399. goto fail_len;
  400. return true;
  401. fail_len:
  402. DRM_DEBUG_KMS("parse length fail %d %d\n", idx, raw->curlen);
  403. return false;
  404. }
  405. static bool drm_dp_sideband_parse_remote_i2c_read_ack(struct drm_dp_sideband_msg_rx *raw,
  406. struct drm_dp_sideband_msg_reply_body *repmsg)
  407. {
  408. int idx = 1;
  409. repmsg->u.remote_i2c_read_ack.port_number = (raw->msg[idx] & 0xf);
  410. idx++;
  411. if (idx > raw->curlen)
  412. goto fail_len;
  413. repmsg->u.remote_i2c_read_ack.num_bytes = raw->msg[idx];
  414. idx++;
  415. /* TODO check */
  416. memcpy(repmsg->u.remote_i2c_read_ack.bytes, &raw->msg[idx], repmsg->u.remote_i2c_read_ack.num_bytes);
  417. return true;
  418. fail_len:
  419. DRM_DEBUG_KMS("remote i2c reply parse length fail %d %d\n", idx, raw->curlen);
  420. return false;
  421. }
  422. static bool drm_dp_sideband_parse_enum_path_resources_ack(struct drm_dp_sideband_msg_rx *raw,
  423. struct drm_dp_sideband_msg_reply_body *repmsg)
  424. {
  425. int idx = 1;
  426. repmsg->u.path_resources.port_number = (raw->msg[idx] >> 4) & 0xf;
  427. idx++;
  428. if (idx > raw->curlen)
  429. goto fail_len;
  430. repmsg->u.path_resources.full_payload_bw_number = (raw->msg[idx] << 8) | (raw->msg[idx+1]);
  431. idx += 2;
  432. if (idx > raw->curlen)
  433. goto fail_len;
  434. repmsg->u.path_resources.avail_payload_bw_number = (raw->msg[idx] << 8) | (raw->msg[idx+1]);
  435. idx += 2;
  436. if (idx > raw->curlen)
  437. goto fail_len;
  438. return true;
  439. fail_len:
  440. DRM_DEBUG_KMS("enum resource parse length fail %d %d\n", idx, raw->curlen);
  441. return false;
  442. }
  443. static bool drm_dp_sideband_parse_allocate_payload_ack(struct drm_dp_sideband_msg_rx *raw,
  444. struct drm_dp_sideband_msg_reply_body *repmsg)
  445. {
  446. int idx = 1;
  447. repmsg->u.allocate_payload.port_number = (raw->msg[idx] >> 4) & 0xf;
  448. idx++;
  449. if (idx > raw->curlen)
  450. goto fail_len;
  451. repmsg->u.allocate_payload.vcpi = raw->msg[idx];
  452. idx++;
  453. if (idx > raw->curlen)
  454. goto fail_len;
  455. repmsg->u.allocate_payload.allocated_pbn = (raw->msg[idx] << 8) | (raw->msg[idx+1]);
  456. idx += 2;
  457. if (idx > raw->curlen)
  458. goto fail_len;
  459. return true;
  460. fail_len:
  461. DRM_DEBUG_KMS("allocate payload parse length fail %d %d\n", idx, raw->curlen);
  462. return false;
  463. }
  464. static bool drm_dp_sideband_parse_query_payload_ack(struct drm_dp_sideband_msg_rx *raw,
  465. struct drm_dp_sideband_msg_reply_body *repmsg)
  466. {
  467. int idx = 1;
  468. repmsg->u.query_payload.port_number = (raw->msg[idx] >> 4) & 0xf;
  469. idx++;
  470. if (idx > raw->curlen)
  471. goto fail_len;
  472. repmsg->u.query_payload.allocated_pbn = (raw->msg[idx] << 8) | (raw->msg[idx + 1]);
  473. idx += 2;
  474. if (idx > raw->curlen)
  475. goto fail_len;
  476. return true;
  477. fail_len:
  478. DRM_DEBUG_KMS("query payload parse length fail %d %d\n", idx, raw->curlen);
  479. return false;
  480. }
  481. static bool drm_dp_sideband_parse_reply(struct drm_dp_sideband_msg_rx *raw,
  482. struct drm_dp_sideband_msg_reply_body *msg)
  483. {
  484. memset(msg, 0, sizeof(*msg));
  485. msg->reply_type = (raw->msg[0] & 0x80) >> 7;
  486. msg->req_type = (raw->msg[0] & 0x7f);
  487. if (msg->reply_type) {
  488. memcpy(msg->u.nak.guid, &raw->msg[1], 16);
  489. msg->u.nak.reason = raw->msg[17];
  490. msg->u.nak.nak_data = raw->msg[18];
  491. return false;
  492. }
  493. switch (msg->req_type) {
  494. case DP_LINK_ADDRESS:
  495. return drm_dp_sideband_parse_link_address(raw, msg);
  496. case DP_QUERY_PAYLOAD:
  497. return drm_dp_sideband_parse_query_payload_ack(raw, msg);
  498. case DP_REMOTE_DPCD_READ:
  499. return drm_dp_sideband_parse_remote_dpcd_read(raw, msg);
  500. case DP_REMOTE_DPCD_WRITE:
  501. return drm_dp_sideband_parse_remote_dpcd_write(raw, msg);
  502. case DP_REMOTE_I2C_READ:
  503. return drm_dp_sideband_parse_remote_i2c_read_ack(raw, msg);
  504. case DP_ENUM_PATH_RESOURCES:
  505. return drm_dp_sideband_parse_enum_path_resources_ack(raw, msg);
  506. case DP_ALLOCATE_PAYLOAD:
  507. return drm_dp_sideband_parse_allocate_payload_ack(raw, msg);
  508. default:
  509. DRM_ERROR("Got unknown reply 0x%02x\n", msg->req_type);
  510. return false;
  511. }
  512. }
  513. static bool drm_dp_sideband_parse_connection_status_notify(struct drm_dp_sideband_msg_rx *raw,
  514. struct drm_dp_sideband_msg_req_body *msg)
  515. {
  516. int idx = 1;
  517. msg->u.conn_stat.port_number = (raw->msg[idx] & 0xf0) >> 4;
  518. idx++;
  519. if (idx > raw->curlen)
  520. goto fail_len;
  521. memcpy(msg->u.conn_stat.guid, &raw->msg[idx], 16);
  522. idx += 16;
  523. if (idx > raw->curlen)
  524. goto fail_len;
  525. msg->u.conn_stat.legacy_device_plug_status = (raw->msg[idx] >> 6) & 0x1;
  526. msg->u.conn_stat.displayport_device_plug_status = (raw->msg[idx] >> 5) & 0x1;
  527. msg->u.conn_stat.message_capability_status = (raw->msg[idx] >> 4) & 0x1;
  528. msg->u.conn_stat.input_port = (raw->msg[idx] >> 3) & 0x1;
  529. msg->u.conn_stat.peer_device_type = (raw->msg[idx] & 0x7);
  530. idx++;
  531. return true;
  532. fail_len:
  533. DRM_DEBUG_KMS("connection status reply parse length fail %d %d\n", idx, raw->curlen);
  534. return false;
  535. }
  536. static bool drm_dp_sideband_parse_resource_status_notify(struct drm_dp_sideband_msg_rx *raw,
  537. struct drm_dp_sideband_msg_req_body *msg)
  538. {
  539. int idx = 1;
  540. msg->u.resource_stat.port_number = (raw->msg[idx] & 0xf0) >> 4;
  541. idx++;
  542. if (idx > raw->curlen)
  543. goto fail_len;
  544. memcpy(msg->u.resource_stat.guid, &raw->msg[idx], 16);
  545. idx += 16;
  546. if (idx > raw->curlen)
  547. goto fail_len;
  548. msg->u.resource_stat.available_pbn = (raw->msg[idx] << 8) | (raw->msg[idx + 1]);
  549. idx++;
  550. return true;
  551. fail_len:
  552. DRM_DEBUG_KMS("resource status reply parse length fail %d %d\n", idx, raw->curlen);
  553. return false;
  554. }
  555. static bool drm_dp_sideband_parse_req(struct drm_dp_sideband_msg_rx *raw,
  556. struct drm_dp_sideband_msg_req_body *msg)
  557. {
  558. memset(msg, 0, sizeof(*msg));
  559. msg->req_type = (raw->msg[0] & 0x7f);
  560. switch (msg->req_type) {
  561. case DP_CONNECTION_STATUS_NOTIFY:
  562. return drm_dp_sideband_parse_connection_status_notify(raw, msg);
  563. case DP_RESOURCE_STATUS_NOTIFY:
  564. return drm_dp_sideband_parse_resource_status_notify(raw, msg);
  565. default:
  566. DRM_ERROR("Got unknown request 0x%02x\n", msg->req_type);
  567. return false;
  568. }
  569. }
  570. static int build_dpcd_write(struct drm_dp_sideband_msg_tx *msg, u8 port_num, u32 offset, u8 num_bytes, u8 *bytes)
  571. {
  572. struct drm_dp_sideband_msg_req_body req;
  573. req.req_type = DP_REMOTE_DPCD_WRITE;
  574. req.u.dpcd_write.port_number = port_num;
  575. req.u.dpcd_write.dpcd_address = offset;
  576. req.u.dpcd_write.num_bytes = num_bytes;
  577. req.u.dpcd_write.bytes = bytes;
  578. drm_dp_encode_sideband_req(&req, msg);
  579. return 0;
  580. }
  581. static int build_link_address(struct drm_dp_sideband_msg_tx *msg)
  582. {
  583. struct drm_dp_sideband_msg_req_body req;
  584. req.req_type = DP_LINK_ADDRESS;
  585. drm_dp_encode_sideband_req(&req, msg);
  586. return 0;
  587. }
  588. static int build_enum_path_resources(struct drm_dp_sideband_msg_tx *msg, int port_num)
  589. {
  590. struct drm_dp_sideband_msg_req_body req;
  591. req.req_type = DP_ENUM_PATH_RESOURCES;
  592. req.u.port_num.port_number = port_num;
  593. drm_dp_encode_sideband_req(&req, msg);
  594. msg->path_msg = true;
  595. return 0;
  596. }
  597. static int build_allocate_payload(struct drm_dp_sideband_msg_tx *msg, int port_num,
  598. u8 vcpi, uint16_t pbn)
  599. {
  600. struct drm_dp_sideband_msg_req_body req;
  601. memset(&req, 0, sizeof(req));
  602. req.req_type = DP_ALLOCATE_PAYLOAD;
  603. req.u.allocate_payload.port_number = port_num;
  604. req.u.allocate_payload.vcpi = vcpi;
  605. req.u.allocate_payload.pbn = pbn;
  606. drm_dp_encode_sideband_req(&req, msg);
  607. msg->path_msg = true;
  608. return 0;
  609. }
  610. static int drm_dp_mst_assign_payload_id(struct drm_dp_mst_topology_mgr *mgr,
  611. struct drm_dp_vcpi *vcpi)
  612. {
  613. int ret, vcpi_ret;
  614. mutex_lock(&mgr->payload_lock);
  615. ret = find_first_zero_bit(&mgr->payload_mask, mgr->max_payloads + 1);
  616. if (ret > mgr->max_payloads) {
  617. ret = -EINVAL;
  618. DRM_DEBUG_KMS("out of payload ids %d\n", ret);
  619. goto out_unlock;
  620. }
  621. vcpi_ret = find_first_zero_bit(&mgr->vcpi_mask, mgr->max_payloads + 1);
  622. if (vcpi_ret > mgr->max_payloads) {
  623. ret = -EINVAL;
  624. DRM_DEBUG_KMS("out of vcpi ids %d\n", ret);
  625. goto out_unlock;
  626. }
  627. set_bit(ret, &mgr->payload_mask);
  628. set_bit(vcpi_ret, &mgr->vcpi_mask);
  629. vcpi->vcpi = vcpi_ret + 1;
  630. mgr->proposed_vcpis[ret - 1] = vcpi;
  631. out_unlock:
  632. mutex_unlock(&mgr->payload_lock);
  633. return ret;
  634. }
  635. static void drm_dp_mst_put_payload_id(struct drm_dp_mst_topology_mgr *mgr,
  636. int vcpi)
  637. {
  638. int i;
  639. if (vcpi == 0)
  640. return;
  641. mutex_lock(&mgr->payload_lock);
  642. DRM_DEBUG_KMS("putting payload %d\n", vcpi);
  643. clear_bit(vcpi - 1, &mgr->vcpi_mask);
  644. for (i = 0; i < mgr->max_payloads; i++) {
  645. if (mgr->proposed_vcpis[i])
  646. if (mgr->proposed_vcpis[i]->vcpi == vcpi) {
  647. mgr->proposed_vcpis[i] = NULL;
  648. clear_bit(i + 1, &mgr->payload_mask);
  649. }
  650. }
  651. mutex_unlock(&mgr->payload_lock);
  652. }
  653. static bool check_txmsg_state(struct drm_dp_mst_topology_mgr *mgr,
  654. struct drm_dp_sideband_msg_tx *txmsg)
  655. {
  656. bool ret;
  657. /*
  658. * All updates to txmsg->state are protected by mgr->qlock, and the two
  659. * cases we check here are terminal states. For those the barriers
  660. * provided by the wake_up/wait_event pair are enough.
  661. */
  662. ret = (txmsg->state == DRM_DP_SIDEBAND_TX_RX ||
  663. txmsg->state == DRM_DP_SIDEBAND_TX_TIMEOUT);
  664. return ret;
  665. }
  666. static int drm_dp_mst_wait_tx_reply(struct drm_dp_mst_branch *mstb,
  667. struct drm_dp_sideband_msg_tx *txmsg)
  668. {
  669. struct drm_dp_mst_topology_mgr *mgr = mstb->mgr;
  670. int ret;
  671. ret = wait_event_timeout(mgr->tx_waitq,
  672. check_txmsg_state(mgr, txmsg),
  673. (4 * HZ));
  674. mutex_lock(&mstb->mgr->qlock);
  675. if (ret > 0) {
  676. if (txmsg->state == DRM_DP_SIDEBAND_TX_TIMEOUT) {
  677. ret = -EIO;
  678. goto out;
  679. }
  680. } else {
  681. DRM_DEBUG_KMS("timedout msg send %p %d %d\n", txmsg, txmsg->state, txmsg->seqno);
  682. /* dump some state */
  683. ret = -EIO;
  684. /* remove from q */
  685. if (txmsg->state == DRM_DP_SIDEBAND_TX_QUEUED ||
  686. txmsg->state == DRM_DP_SIDEBAND_TX_START_SEND) {
  687. list_del(&txmsg->next);
  688. }
  689. if (txmsg->state == DRM_DP_SIDEBAND_TX_START_SEND ||
  690. txmsg->state == DRM_DP_SIDEBAND_TX_SENT) {
  691. mstb->tx_slots[txmsg->seqno] = NULL;
  692. }
  693. }
  694. out:
  695. mutex_unlock(&mgr->qlock);
  696. return ret;
  697. }
  698. static struct drm_dp_mst_branch *drm_dp_add_mst_branch_device(u8 lct, u8 *rad)
  699. {
  700. struct drm_dp_mst_branch *mstb;
  701. mstb = kzalloc(sizeof(*mstb), GFP_KERNEL);
  702. if (!mstb)
  703. return NULL;
  704. mstb->lct = lct;
  705. if (lct > 1)
  706. memcpy(mstb->rad, rad, lct / 2);
  707. INIT_LIST_HEAD(&mstb->ports);
  708. kref_init(&mstb->kref);
  709. return mstb;
  710. }
  711. static void drm_dp_destroy_mst_branch_device(struct kref *kref)
  712. {
  713. struct drm_dp_mst_branch *mstb = container_of(kref, struct drm_dp_mst_branch, kref);
  714. struct drm_dp_mst_port *port, *tmp;
  715. bool wake_tx = false;
  716. cancel_work_sync(&mstb->mgr->work);
  717. /*
  718. * destroy all ports - don't need lock
  719. * as there are no more references to the mst branch
  720. * device at this point.
  721. */
  722. list_for_each_entry_safe(port, tmp, &mstb->ports, next) {
  723. list_del(&port->next);
  724. drm_dp_put_port(port);
  725. }
  726. /* drop any tx slots msg */
  727. mutex_lock(&mstb->mgr->qlock);
  728. if (mstb->tx_slots[0]) {
  729. mstb->tx_slots[0]->state = DRM_DP_SIDEBAND_TX_TIMEOUT;
  730. mstb->tx_slots[0] = NULL;
  731. wake_tx = true;
  732. }
  733. if (mstb->tx_slots[1]) {
  734. mstb->tx_slots[1]->state = DRM_DP_SIDEBAND_TX_TIMEOUT;
  735. mstb->tx_slots[1] = NULL;
  736. wake_tx = true;
  737. }
  738. mutex_unlock(&mstb->mgr->qlock);
  739. if (wake_tx)
  740. wake_up(&mstb->mgr->tx_waitq);
  741. kfree(mstb);
  742. }
  743. static void drm_dp_put_mst_branch_device(struct drm_dp_mst_branch *mstb)
  744. {
  745. kref_put(&mstb->kref, drm_dp_destroy_mst_branch_device);
  746. }
  747. static void drm_dp_port_teardown_pdt(struct drm_dp_mst_port *port, int old_pdt)
  748. {
  749. struct drm_dp_mst_branch *mstb;
  750. switch (old_pdt) {
  751. case DP_PEER_DEVICE_DP_LEGACY_CONV:
  752. case DP_PEER_DEVICE_SST_SINK:
  753. /* remove i2c over sideband */
  754. drm_dp_mst_unregister_i2c_bus(&port->aux);
  755. break;
  756. case DP_PEER_DEVICE_MST_BRANCHING:
  757. mstb = port->mstb;
  758. port->mstb = NULL;
  759. drm_dp_put_mst_branch_device(mstb);
  760. break;
  761. }
  762. }
  763. static void drm_dp_destroy_port(struct kref *kref)
  764. {
  765. struct drm_dp_mst_port *port = container_of(kref, struct drm_dp_mst_port, kref);
  766. struct drm_dp_mst_topology_mgr *mgr = port->mgr;
  767. if (!port->input) {
  768. port->vcpi.num_slots = 0;
  769. kfree(port->cached_edid);
  770. /* we can't destroy the connector here, as
  771. we might be holding the mode_config.mutex
  772. from an EDID retrieval */
  773. if (port->connector) {
  774. mutex_lock(&mgr->destroy_connector_lock);
  775. list_add(&port->next, &mgr->destroy_connector_list);
  776. mutex_unlock(&mgr->destroy_connector_lock);
  777. schedule_work(&mgr->destroy_connector_work);
  778. return;
  779. }
  780. drm_dp_port_teardown_pdt(port, port->pdt);
  781. if (!port->input && port->vcpi.vcpi > 0)
  782. drm_dp_mst_put_payload_id(mgr, port->vcpi.vcpi);
  783. }
  784. kfree(port);
  785. (*mgr->cbs->hotplug)(mgr);
  786. }
  787. static void drm_dp_put_port(struct drm_dp_mst_port *port)
  788. {
  789. kref_put(&port->kref, drm_dp_destroy_port);
  790. }
  791. static struct drm_dp_mst_branch *drm_dp_mst_get_validated_mstb_ref_locked(struct drm_dp_mst_branch *mstb, struct drm_dp_mst_branch *to_find)
  792. {
  793. struct drm_dp_mst_port *port;
  794. struct drm_dp_mst_branch *rmstb;
  795. if (to_find == mstb) {
  796. kref_get(&mstb->kref);
  797. return mstb;
  798. }
  799. list_for_each_entry(port, &mstb->ports, next) {
  800. if (port->mstb) {
  801. rmstb = drm_dp_mst_get_validated_mstb_ref_locked(port->mstb, to_find);
  802. if (rmstb)
  803. return rmstb;
  804. }
  805. }
  806. return NULL;
  807. }
  808. static struct drm_dp_mst_branch *drm_dp_get_validated_mstb_ref(struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_branch *mstb)
  809. {
  810. struct drm_dp_mst_branch *rmstb = NULL;
  811. mutex_lock(&mgr->lock);
  812. if (mgr->mst_primary)
  813. rmstb = drm_dp_mst_get_validated_mstb_ref_locked(mgr->mst_primary, mstb);
  814. mutex_unlock(&mgr->lock);
  815. return rmstb;
  816. }
  817. static struct drm_dp_mst_port *drm_dp_mst_get_port_ref_locked(struct drm_dp_mst_branch *mstb, struct drm_dp_mst_port *to_find)
  818. {
  819. struct drm_dp_mst_port *port, *mport;
  820. list_for_each_entry(port, &mstb->ports, next) {
  821. if (port == to_find) {
  822. kref_get(&port->kref);
  823. return port;
  824. }
  825. if (port->mstb) {
  826. mport = drm_dp_mst_get_port_ref_locked(port->mstb, to_find);
  827. if (mport)
  828. return mport;
  829. }
  830. }
  831. return NULL;
  832. }
  833. static struct drm_dp_mst_port *drm_dp_get_validated_port_ref(struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_port *port)
  834. {
  835. struct drm_dp_mst_port *rport = NULL;
  836. mutex_lock(&mgr->lock);
  837. if (mgr->mst_primary)
  838. rport = drm_dp_mst_get_port_ref_locked(mgr->mst_primary, port);
  839. mutex_unlock(&mgr->lock);
  840. return rport;
  841. }
  842. static struct drm_dp_mst_port *drm_dp_get_port(struct drm_dp_mst_branch *mstb, u8 port_num)
  843. {
  844. struct drm_dp_mst_port *port;
  845. list_for_each_entry(port, &mstb->ports, next) {
  846. if (port->port_num == port_num) {
  847. kref_get(&port->kref);
  848. return port;
  849. }
  850. }
  851. return NULL;
  852. }
  853. /*
  854. * calculate a new RAD for this MST branch device
  855. * if parent has an LCT of 2 then it has 1 nibble of RAD,
  856. * if parent has an LCT of 3 then it has 2 nibbles of RAD,
  857. */
  858. static u8 drm_dp_calculate_rad(struct drm_dp_mst_port *port,
  859. u8 *rad)
  860. {
  861. int lct = port->parent->lct;
  862. int shift = 4;
  863. int idx = lct / 2;
  864. if (lct > 1) {
  865. memcpy(rad, port->parent->rad, idx);
  866. shift = (lct % 2) ? 4 : 0;
  867. } else
  868. rad[0] = 0;
  869. rad[idx] |= port->port_num << shift;
  870. return lct + 1;
  871. }
  872. /*
  873. * return sends link address for new mstb
  874. */
  875. static bool drm_dp_port_setup_pdt(struct drm_dp_mst_port *port)
  876. {
  877. int ret;
  878. u8 rad[6], lct;
  879. bool send_link = false;
  880. switch (port->pdt) {
  881. case DP_PEER_DEVICE_DP_LEGACY_CONV:
  882. case DP_PEER_DEVICE_SST_SINK:
  883. /* add i2c over sideband */
  884. ret = drm_dp_mst_register_i2c_bus(&port->aux);
  885. break;
  886. case DP_PEER_DEVICE_MST_BRANCHING:
  887. lct = drm_dp_calculate_rad(port, rad);
  888. port->mstb = drm_dp_add_mst_branch_device(lct, rad);
  889. port->mstb->mgr = port->mgr;
  890. port->mstb->port_parent = port;
  891. send_link = true;
  892. break;
  893. }
  894. return send_link;
  895. }
  896. static void drm_dp_check_port_guid(struct drm_dp_mst_branch *mstb,
  897. struct drm_dp_mst_port *port)
  898. {
  899. int ret;
  900. if (port->dpcd_rev >= 0x12) {
  901. port->guid_valid = drm_dp_validate_guid(mstb->mgr, port->guid);
  902. if (!port->guid_valid) {
  903. ret = drm_dp_send_dpcd_write(mstb->mgr,
  904. port,
  905. DP_GUID,
  906. 16, port->guid);
  907. port->guid_valid = true;
  908. }
  909. }
  910. }
  911. static void build_mst_prop_path(struct drm_dp_mst_port *port,
  912. struct drm_dp_mst_branch *mstb,
  913. char *proppath,
  914. size_t proppath_size)
  915. {
  916. int i;
  917. char temp[8];
  918. snprintf(proppath, proppath_size, "mst:%d", mstb->mgr->conn_base_id);
  919. for (i = 0; i < (mstb->lct - 1); i++) {
  920. int shift = (i % 2) ? 0 : 4;
  921. int port_num = mstb->rad[i / 2] >> shift;
  922. snprintf(temp, sizeof(temp), "-%d", port_num);
  923. strlcat(proppath, temp, proppath_size);
  924. }
  925. snprintf(temp, sizeof(temp), "-%d", port->port_num);
  926. strlcat(proppath, temp, proppath_size);
  927. }
  928. static void drm_dp_add_port(struct drm_dp_mst_branch *mstb,
  929. struct device *dev,
  930. struct drm_dp_link_addr_reply_port *port_msg)
  931. {
  932. struct drm_dp_mst_port *port;
  933. bool ret;
  934. bool created = false;
  935. int old_pdt = 0;
  936. int old_ddps = 0;
  937. port = drm_dp_get_port(mstb, port_msg->port_number);
  938. if (!port) {
  939. port = kzalloc(sizeof(*port), GFP_KERNEL);
  940. if (!port)
  941. return;
  942. kref_init(&port->kref);
  943. port->parent = mstb;
  944. port->port_num = port_msg->port_number;
  945. port->mgr = mstb->mgr;
  946. port->aux.name = "DPMST";
  947. port->aux.dev = dev;
  948. created = true;
  949. } else {
  950. old_pdt = port->pdt;
  951. old_ddps = port->ddps;
  952. }
  953. port->pdt = port_msg->peer_device_type;
  954. port->input = port_msg->input_port;
  955. port->mcs = port_msg->mcs;
  956. port->ddps = port_msg->ddps;
  957. port->ldps = port_msg->legacy_device_plug_status;
  958. port->dpcd_rev = port_msg->dpcd_revision;
  959. port->num_sdp_streams = port_msg->num_sdp_streams;
  960. port->num_sdp_stream_sinks = port_msg->num_sdp_stream_sinks;
  961. memcpy(port->guid, port_msg->peer_guid, 16);
  962. /* manage mstb port lists with mgr lock - take a reference
  963. for this list */
  964. if (created) {
  965. mutex_lock(&mstb->mgr->lock);
  966. kref_get(&port->kref);
  967. list_add(&port->next, &mstb->ports);
  968. mutex_unlock(&mstb->mgr->lock);
  969. }
  970. if (old_ddps != port->ddps) {
  971. if (port->ddps) {
  972. drm_dp_check_port_guid(mstb, port);
  973. if (!port->input)
  974. drm_dp_send_enum_path_resources(mstb->mgr, mstb, port);
  975. } else {
  976. port->guid_valid = false;
  977. port->available_pbn = 0;
  978. }
  979. }
  980. if (old_pdt != port->pdt && !port->input) {
  981. drm_dp_port_teardown_pdt(port, old_pdt);
  982. ret = drm_dp_port_setup_pdt(port);
  983. if (ret == true) {
  984. drm_dp_send_link_address(mstb->mgr, port->mstb);
  985. port->mstb->link_address_sent = true;
  986. }
  987. }
  988. if (created && !port->input) {
  989. char proppath[255];
  990. build_mst_prop_path(port, mstb, proppath, sizeof(proppath));
  991. port->connector = (*mstb->mgr->cbs->add_connector)(mstb->mgr, port, proppath);
  992. if (port->port_num >= 8) {
  993. port->cached_edid = drm_get_edid(port->connector, &port->aux.ddc);
  994. }
  995. }
  996. /* put reference to this port */
  997. drm_dp_put_port(port);
  998. }
  999. static void drm_dp_update_port(struct drm_dp_mst_branch *mstb,
  1000. struct drm_dp_connection_status_notify *conn_stat)
  1001. {
  1002. struct drm_dp_mst_port *port;
  1003. int old_pdt;
  1004. int old_ddps;
  1005. bool dowork = false;
  1006. port = drm_dp_get_port(mstb, conn_stat->port_number);
  1007. if (!port)
  1008. return;
  1009. old_ddps = port->ddps;
  1010. old_pdt = port->pdt;
  1011. port->pdt = conn_stat->peer_device_type;
  1012. port->mcs = conn_stat->message_capability_status;
  1013. port->ldps = conn_stat->legacy_device_plug_status;
  1014. port->ddps = conn_stat->displayport_device_plug_status;
  1015. if (old_ddps != port->ddps) {
  1016. if (port->ddps) {
  1017. drm_dp_check_port_guid(mstb, port);
  1018. dowork = true;
  1019. } else {
  1020. port->guid_valid = false;
  1021. port->available_pbn = 0;
  1022. }
  1023. }
  1024. if (old_pdt != port->pdt && !port->input) {
  1025. drm_dp_port_teardown_pdt(port, old_pdt);
  1026. if (drm_dp_port_setup_pdt(port))
  1027. dowork = true;
  1028. }
  1029. drm_dp_put_port(port);
  1030. if (dowork)
  1031. queue_work(system_long_wq, &mstb->mgr->work);
  1032. }
  1033. static struct drm_dp_mst_branch *drm_dp_get_mst_branch_device(struct drm_dp_mst_topology_mgr *mgr,
  1034. u8 lct, u8 *rad)
  1035. {
  1036. struct drm_dp_mst_branch *mstb;
  1037. struct drm_dp_mst_port *port;
  1038. int i;
  1039. /* find the port by iterating down */
  1040. mutex_lock(&mgr->lock);
  1041. mstb = mgr->mst_primary;
  1042. for (i = 0; i < lct - 1; i++) {
  1043. int shift = (i % 2) ? 0 : 4;
  1044. int port_num = rad[i / 2] >> shift;
  1045. list_for_each_entry(port, &mstb->ports, next) {
  1046. if (port->port_num == port_num) {
  1047. if (!port->mstb) {
  1048. DRM_ERROR("failed to lookup MSTB with lct %d, rad %02x\n", lct, rad[0]);
  1049. return NULL;
  1050. }
  1051. mstb = port->mstb;
  1052. break;
  1053. }
  1054. }
  1055. }
  1056. kref_get(&mstb->kref);
  1057. mutex_unlock(&mgr->lock);
  1058. return mstb;
  1059. }
  1060. static void drm_dp_check_and_send_link_address(struct drm_dp_mst_topology_mgr *mgr,
  1061. struct drm_dp_mst_branch *mstb)
  1062. {
  1063. struct drm_dp_mst_port *port;
  1064. struct drm_dp_mst_branch *mstb_child;
  1065. if (!mstb->link_address_sent) {
  1066. drm_dp_send_link_address(mgr, mstb);
  1067. mstb->link_address_sent = true;
  1068. }
  1069. list_for_each_entry(port, &mstb->ports, next) {
  1070. if (port->input)
  1071. continue;
  1072. if (!port->ddps)
  1073. continue;
  1074. if (!port->available_pbn)
  1075. drm_dp_send_enum_path_resources(mgr, mstb, port);
  1076. if (port->mstb) {
  1077. mstb_child = drm_dp_get_validated_mstb_ref(mgr, port->mstb);
  1078. if (mstb_child) {
  1079. drm_dp_check_and_send_link_address(mgr, mstb_child);
  1080. drm_dp_put_mst_branch_device(mstb_child);
  1081. }
  1082. }
  1083. }
  1084. }
  1085. static void drm_dp_mst_link_probe_work(struct work_struct *work)
  1086. {
  1087. struct drm_dp_mst_topology_mgr *mgr = container_of(work, struct drm_dp_mst_topology_mgr, work);
  1088. struct drm_dp_mst_branch *mstb;
  1089. mutex_lock(&mgr->lock);
  1090. mstb = mgr->mst_primary;
  1091. if (mstb) {
  1092. kref_get(&mstb->kref);
  1093. }
  1094. mutex_unlock(&mgr->lock);
  1095. if (mstb) {
  1096. drm_dp_check_and_send_link_address(mgr, mstb);
  1097. drm_dp_put_mst_branch_device(mstb);
  1098. }
  1099. }
  1100. static bool drm_dp_validate_guid(struct drm_dp_mst_topology_mgr *mgr,
  1101. u8 *guid)
  1102. {
  1103. static u8 zero_guid[16];
  1104. if (!memcmp(guid, zero_guid, 16)) {
  1105. u64 salt = get_jiffies_64();
  1106. memcpy(&guid[0], &salt, sizeof(u64));
  1107. memcpy(&guid[8], &salt, sizeof(u64));
  1108. return false;
  1109. }
  1110. return true;
  1111. }
  1112. #if 0
  1113. static int build_dpcd_read(struct drm_dp_sideband_msg_tx *msg, u8 port_num, u32 offset, u8 num_bytes)
  1114. {
  1115. struct drm_dp_sideband_msg_req_body req;
  1116. req.req_type = DP_REMOTE_DPCD_READ;
  1117. req.u.dpcd_read.port_number = port_num;
  1118. req.u.dpcd_read.dpcd_address = offset;
  1119. req.u.dpcd_read.num_bytes = num_bytes;
  1120. drm_dp_encode_sideband_req(&req, msg);
  1121. return 0;
  1122. }
  1123. #endif
  1124. static int drm_dp_send_sideband_msg(struct drm_dp_mst_topology_mgr *mgr,
  1125. bool up, u8 *msg, int len)
  1126. {
  1127. int ret;
  1128. int regbase = up ? DP_SIDEBAND_MSG_UP_REP_BASE : DP_SIDEBAND_MSG_DOWN_REQ_BASE;
  1129. int tosend, total, offset;
  1130. int retries = 0;
  1131. retry:
  1132. total = len;
  1133. offset = 0;
  1134. do {
  1135. tosend = min3(mgr->max_dpcd_transaction_bytes, 16, total);
  1136. ret = drm_dp_dpcd_write(mgr->aux, regbase + offset,
  1137. &msg[offset],
  1138. tosend);
  1139. if (ret != tosend) {
  1140. if (ret == -EIO && retries < 5) {
  1141. retries++;
  1142. goto retry;
  1143. }
  1144. DRM_DEBUG_KMS("failed to dpcd write %d %d\n", tosend, ret);
  1145. return -EIO;
  1146. }
  1147. offset += tosend;
  1148. total -= tosend;
  1149. } while (total > 0);
  1150. return 0;
  1151. }
  1152. static int set_hdr_from_dst_qlock(struct drm_dp_sideband_msg_hdr *hdr,
  1153. struct drm_dp_sideband_msg_tx *txmsg)
  1154. {
  1155. struct drm_dp_mst_branch *mstb = txmsg->dst;
  1156. /* both msg slots are full */
  1157. if (txmsg->seqno == -1) {
  1158. if (mstb->tx_slots[0] && mstb->tx_slots[1]) {
  1159. DRM_DEBUG_KMS("%s: failed to find slot\n", __func__);
  1160. return -EAGAIN;
  1161. }
  1162. if (mstb->tx_slots[0] == NULL && mstb->tx_slots[1] == NULL) {
  1163. txmsg->seqno = mstb->last_seqno;
  1164. mstb->last_seqno ^= 1;
  1165. } else if (mstb->tx_slots[0] == NULL)
  1166. txmsg->seqno = 0;
  1167. else
  1168. txmsg->seqno = 1;
  1169. mstb->tx_slots[txmsg->seqno] = txmsg;
  1170. }
  1171. hdr->broadcast = 0;
  1172. hdr->path_msg = txmsg->path_msg;
  1173. hdr->lct = mstb->lct;
  1174. hdr->lcr = mstb->lct - 1;
  1175. if (mstb->lct > 1)
  1176. memcpy(hdr->rad, mstb->rad, mstb->lct / 2);
  1177. hdr->seqno = txmsg->seqno;
  1178. return 0;
  1179. }
  1180. /*
  1181. * process a single block of the next message in the sideband queue
  1182. */
  1183. static int process_single_tx_qlock(struct drm_dp_mst_topology_mgr *mgr,
  1184. struct drm_dp_sideband_msg_tx *txmsg,
  1185. bool up)
  1186. {
  1187. u8 chunk[48];
  1188. struct drm_dp_sideband_msg_hdr hdr;
  1189. int len, space, idx, tosend;
  1190. int ret;
  1191. memset(&hdr, 0, sizeof(struct drm_dp_sideband_msg_hdr));
  1192. if (txmsg->state == DRM_DP_SIDEBAND_TX_QUEUED) {
  1193. txmsg->seqno = -1;
  1194. txmsg->state = DRM_DP_SIDEBAND_TX_START_SEND;
  1195. }
  1196. /* make hdr from dst mst - for replies use seqno
  1197. otherwise assign one */
  1198. ret = set_hdr_from_dst_qlock(&hdr, txmsg);
  1199. if (ret < 0)
  1200. return ret;
  1201. /* amount left to send in this message */
  1202. len = txmsg->cur_len - txmsg->cur_offset;
  1203. /* 48 - sideband msg size - 1 byte for data CRC, x header bytes */
  1204. space = 48 - 1 - drm_dp_calc_sb_hdr_size(&hdr);
  1205. tosend = min(len, space);
  1206. if (len == txmsg->cur_len)
  1207. hdr.somt = 1;
  1208. if (space >= len)
  1209. hdr.eomt = 1;
  1210. hdr.msg_len = tosend + 1;
  1211. drm_dp_encode_sideband_msg_hdr(&hdr, chunk, &idx);
  1212. memcpy(&chunk[idx], &txmsg->msg[txmsg->cur_offset], tosend);
  1213. /* add crc at end */
  1214. drm_dp_crc_sideband_chunk_req(&chunk[idx], tosend);
  1215. idx += tosend + 1;
  1216. ret = drm_dp_send_sideband_msg(mgr, up, chunk, idx);
  1217. if (ret) {
  1218. DRM_DEBUG_KMS("sideband msg failed to send\n");
  1219. return ret;
  1220. }
  1221. txmsg->cur_offset += tosend;
  1222. if (txmsg->cur_offset == txmsg->cur_len) {
  1223. txmsg->state = DRM_DP_SIDEBAND_TX_SENT;
  1224. return 1;
  1225. }
  1226. return 0;
  1227. }
  1228. static void process_single_down_tx_qlock(struct drm_dp_mst_topology_mgr *mgr)
  1229. {
  1230. struct drm_dp_sideband_msg_tx *txmsg;
  1231. int ret;
  1232. WARN_ON(!mutex_is_locked(&mgr->qlock));
  1233. /* construct a chunk from the first msg in the tx_msg queue */
  1234. if (list_empty(&mgr->tx_msg_downq)) {
  1235. mgr->tx_down_in_progress = false;
  1236. return;
  1237. }
  1238. mgr->tx_down_in_progress = true;
  1239. txmsg = list_first_entry(&mgr->tx_msg_downq, struct drm_dp_sideband_msg_tx, next);
  1240. ret = process_single_tx_qlock(mgr, txmsg, false);
  1241. if (ret == 1) {
  1242. /* txmsg is sent it should be in the slots now */
  1243. list_del(&txmsg->next);
  1244. } else if (ret) {
  1245. DRM_DEBUG_KMS("failed to send msg in q %d\n", ret);
  1246. list_del(&txmsg->next);
  1247. if (txmsg->seqno != -1)
  1248. txmsg->dst->tx_slots[txmsg->seqno] = NULL;
  1249. txmsg->state = DRM_DP_SIDEBAND_TX_TIMEOUT;
  1250. wake_up(&mgr->tx_waitq);
  1251. }
  1252. if (list_empty(&mgr->tx_msg_downq)) {
  1253. mgr->tx_down_in_progress = false;
  1254. return;
  1255. }
  1256. }
  1257. /* called holding qlock */
  1258. static void process_single_up_tx_qlock(struct drm_dp_mst_topology_mgr *mgr)
  1259. {
  1260. struct drm_dp_sideband_msg_tx *txmsg;
  1261. int ret;
  1262. /* construct a chunk from the first msg in the tx_msg queue */
  1263. if (list_empty(&mgr->tx_msg_upq)) {
  1264. mgr->tx_up_in_progress = false;
  1265. return;
  1266. }
  1267. txmsg = list_first_entry(&mgr->tx_msg_upq, struct drm_dp_sideband_msg_tx, next);
  1268. ret = process_single_tx_qlock(mgr, txmsg, true);
  1269. if (ret == 1) {
  1270. /* up txmsgs aren't put in slots - so free after we send it */
  1271. list_del(&txmsg->next);
  1272. kfree(txmsg);
  1273. } else if (ret)
  1274. DRM_DEBUG_KMS("failed to send msg in q %d\n", ret);
  1275. mgr->tx_up_in_progress = true;
  1276. }
  1277. static void drm_dp_queue_down_tx(struct drm_dp_mst_topology_mgr *mgr,
  1278. struct drm_dp_sideband_msg_tx *txmsg)
  1279. {
  1280. mutex_lock(&mgr->qlock);
  1281. list_add_tail(&txmsg->next, &mgr->tx_msg_downq);
  1282. if (!mgr->tx_down_in_progress)
  1283. process_single_down_tx_qlock(mgr);
  1284. mutex_unlock(&mgr->qlock);
  1285. }
  1286. static int drm_dp_send_link_address(struct drm_dp_mst_topology_mgr *mgr,
  1287. struct drm_dp_mst_branch *mstb)
  1288. {
  1289. int len;
  1290. struct drm_dp_sideband_msg_tx *txmsg;
  1291. int ret;
  1292. txmsg = kzalloc(sizeof(*txmsg), GFP_KERNEL);
  1293. if (!txmsg)
  1294. return -ENOMEM;
  1295. txmsg->dst = mstb;
  1296. len = build_link_address(txmsg);
  1297. drm_dp_queue_down_tx(mgr, txmsg);
  1298. ret = drm_dp_mst_wait_tx_reply(mstb, txmsg);
  1299. if (ret > 0) {
  1300. int i;
  1301. if (txmsg->reply.reply_type == 1)
  1302. DRM_DEBUG_KMS("link address nak received\n");
  1303. else {
  1304. DRM_DEBUG_KMS("link address reply: %d\n", txmsg->reply.u.link_addr.nports);
  1305. for (i = 0; i < txmsg->reply.u.link_addr.nports; i++) {
  1306. DRM_DEBUG_KMS("port %d: input %d, pdt: %d, pn: %d, dpcd_rev: %02x, mcs: %d, ddps: %d, ldps %d, sdp %d/%d\n", i,
  1307. txmsg->reply.u.link_addr.ports[i].input_port,
  1308. txmsg->reply.u.link_addr.ports[i].peer_device_type,
  1309. txmsg->reply.u.link_addr.ports[i].port_number,
  1310. txmsg->reply.u.link_addr.ports[i].dpcd_revision,
  1311. txmsg->reply.u.link_addr.ports[i].mcs,
  1312. txmsg->reply.u.link_addr.ports[i].ddps,
  1313. txmsg->reply.u.link_addr.ports[i].legacy_device_plug_status,
  1314. txmsg->reply.u.link_addr.ports[i].num_sdp_streams,
  1315. txmsg->reply.u.link_addr.ports[i].num_sdp_stream_sinks);
  1316. }
  1317. for (i = 0; i < txmsg->reply.u.link_addr.nports; i++) {
  1318. drm_dp_add_port(mstb, mgr->dev, &txmsg->reply.u.link_addr.ports[i]);
  1319. }
  1320. (*mgr->cbs->hotplug)(mgr);
  1321. }
  1322. } else
  1323. DRM_DEBUG_KMS("link address failed %d\n", ret);
  1324. kfree(txmsg);
  1325. return 0;
  1326. }
  1327. static int drm_dp_send_enum_path_resources(struct drm_dp_mst_topology_mgr *mgr,
  1328. struct drm_dp_mst_branch *mstb,
  1329. struct drm_dp_mst_port *port)
  1330. {
  1331. int len;
  1332. struct drm_dp_sideband_msg_tx *txmsg;
  1333. int ret;
  1334. txmsg = kzalloc(sizeof(*txmsg), GFP_KERNEL);
  1335. if (!txmsg)
  1336. return -ENOMEM;
  1337. txmsg->dst = mstb;
  1338. len = build_enum_path_resources(txmsg, port->port_num);
  1339. drm_dp_queue_down_tx(mgr, txmsg);
  1340. ret = drm_dp_mst_wait_tx_reply(mstb, txmsg);
  1341. if (ret > 0) {
  1342. if (txmsg->reply.reply_type == 1)
  1343. DRM_DEBUG_KMS("enum path resources nak received\n");
  1344. else {
  1345. if (port->port_num != txmsg->reply.u.path_resources.port_number)
  1346. DRM_ERROR("got incorrect port in response\n");
  1347. DRM_DEBUG_KMS("enum path resources %d: %d %d\n", txmsg->reply.u.path_resources.port_number, txmsg->reply.u.path_resources.full_payload_bw_number,
  1348. txmsg->reply.u.path_resources.avail_payload_bw_number);
  1349. port->available_pbn = txmsg->reply.u.path_resources.avail_payload_bw_number;
  1350. }
  1351. }
  1352. kfree(txmsg);
  1353. return 0;
  1354. }
  1355. static int drm_dp_payload_send_msg(struct drm_dp_mst_topology_mgr *mgr,
  1356. struct drm_dp_mst_port *port,
  1357. int id,
  1358. int pbn)
  1359. {
  1360. struct drm_dp_sideband_msg_tx *txmsg;
  1361. struct drm_dp_mst_branch *mstb;
  1362. int len, ret;
  1363. mstb = drm_dp_get_validated_mstb_ref(mgr, port->parent);
  1364. if (!mstb)
  1365. return -EINVAL;
  1366. txmsg = kzalloc(sizeof(*txmsg), GFP_KERNEL);
  1367. if (!txmsg) {
  1368. ret = -ENOMEM;
  1369. goto fail_put;
  1370. }
  1371. txmsg->dst = mstb;
  1372. len = build_allocate_payload(txmsg, port->port_num,
  1373. id,
  1374. pbn);
  1375. drm_dp_queue_down_tx(mgr, txmsg);
  1376. ret = drm_dp_mst_wait_tx_reply(mstb, txmsg);
  1377. if (ret > 0) {
  1378. if (txmsg->reply.reply_type == 1) {
  1379. ret = -EINVAL;
  1380. } else
  1381. ret = 0;
  1382. }
  1383. kfree(txmsg);
  1384. fail_put:
  1385. drm_dp_put_mst_branch_device(mstb);
  1386. return ret;
  1387. }
  1388. static int drm_dp_create_payload_step1(struct drm_dp_mst_topology_mgr *mgr,
  1389. int id,
  1390. struct drm_dp_payload *payload)
  1391. {
  1392. int ret;
  1393. ret = drm_dp_dpcd_write_payload(mgr, id, payload);
  1394. if (ret < 0) {
  1395. payload->payload_state = 0;
  1396. return ret;
  1397. }
  1398. payload->payload_state = DP_PAYLOAD_LOCAL;
  1399. return 0;
  1400. }
  1401. static int drm_dp_create_payload_step2(struct drm_dp_mst_topology_mgr *mgr,
  1402. struct drm_dp_mst_port *port,
  1403. int id,
  1404. struct drm_dp_payload *payload)
  1405. {
  1406. int ret;
  1407. ret = drm_dp_payload_send_msg(mgr, port, id, port->vcpi.pbn);
  1408. if (ret < 0)
  1409. return ret;
  1410. payload->payload_state = DP_PAYLOAD_REMOTE;
  1411. return ret;
  1412. }
  1413. static int drm_dp_destroy_payload_step1(struct drm_dp_mst_topology_mgr *mgr,
  1414. struct drm_dp_mst_port *port,
  1415. int id,
  1416. struct drm_dp_payload *payload)
  1417. {
  1418. DRM_DEBUG_KMS("\n");
  1419. /* its okay for these to fail */
  1420. if (port) {
  1421. drm_dp_payload_send_msg(mgr, port, id, 0);
  1422. }
  1423. drm_dp_dpcd_write_payload(mgr, id, payload);
  1424. payload->payload_state = DP_PAYLOAD_DELETE_LOCAL;
  1425. return 0;
  1426. }
  1427. static int drm_dp_destroy_payload_step2(struct drm_dp_mst_topology_mgr *mgr,
  1428. int id,
  1429. struct drm_dp_payload *payload)
  1430. {
  1431. payload->payload_state = 0;
  1432. return 0;
  1433. }
  1434. /**
  1435. * drm_dp_update_payload_part1() - Execute payload update part 1
  1436. * @mgr: manager to use.
  1437. *
  1438. * This iterates over all proposed virtual channels, and tries to
  1439. * allocate space in the link for them. For 0->slots transitions,
  1440. * this step just writes the VCPI to the MST device. For slots->0
  1441. * transitions, this writes the updated VCPIs and removes the
  1442. * remote VC payloads.
  1443. *
  1444. * after calling this the driver should generate ACT and payload
  1445. * packets.
  1446. */
  1447. int drm_dp_update_payload_part1(struct drm_dp_mst_topology_mgr *mgr)
  1448. {
  1449. int i, j;
  1450. int cur_slots = 1;
  1451. struct drm_dp_payload req_payload;
  1452. struct drm_dp_mst_port *port;
  1453. mutex_lock(&mgr->payload_lock);
  1454. for (i = 0; i < mgr->max_payloads; i++) {
  1455. /* solve the current payloads - compare to the hw ones
  1456. - update the hw view */
  1457. req_payload.start_slot = cur_slots;
  1458. if (mgr->proposed_vcpis[i]) {
  1459. port = container_of(mgr->proposed_vcpis[i], struct drm_dp_mst_port, vcpi);
  1460. req_payload.num_slots = mgr->proposed_vcpis[i]->num_slots;
  1461. } else {
  1462. port = NULL;
  1463. req_payload.num_slots = 0;
  1464. }
  1465. if (mgr->payloads[i].start_slot != req_payload.start_slot) {
  1466. mgr->payloads[i].start_slot = req_payload.start_slot;
  1467. }
  1468. /* work out what is required to happen with this payload */
  1469. if (mgr->payloads[i].num_slots != req_payload.num_slots) {
  1470. /* need to push an update for this payload */
  1471. if (req_payload.num_slots) {
  1472. drm_dp_create_payload_step1(mgr, mgr->proposed_vcpis[i]->vcpi, &req_payload);
  1473. mgr->payloads[i].num_slots = req_payload.num_slots;
  1474. } else if (mgr->payloads[i].num_slots) {
  1475. mgr->payloads[i].num_slots = 0;
  1476. drm_dp_destroy_payload_step1(mgr, port, port->vcpi.vcpi, &mgr->payloads[i]);
  1477. req_payload.payload_state = mgr->payloads[i].payload_state;
  1478. mgr->payloads[i].start_slot = 0;
  1479. }
  1480. mgr->payloads[i].payload_state = req_payload.payload_state;
  1481. }
  1482. cur_slots += req_payload.num_slots;
  1483. }
  1484. for (i = 0; i < mgr->max_payloads; i++) {
  1485. if (mgr->payloads[i].payload_state == DP_PAYLOAD_DELETE_LOCAL) {
  1486. DRM_DEBUG_KMS("removing payload %d\n", i);
  1487. for (j = i; j < mgr->max_payloads - 1; j++) {
  1488. memcpy(&mgr->payloads[j], &mgr->payloads[j + 1], sizeof(struct drm_dp_payload));
  1489. mgr->proposed_vcpis[j] = mgr->proposed_vcpis[j + 1];
  1490. if (mgr->proposed_vcpis[j] && mgr->proposed_vcpis[j]->num_slots) {
  1491. set_bit(j + 1, &mgr->payload_mask);
  1492. } else {
  1493. clear_bit(j + 1, &mgr->payload_mask);
  1494. }
  1495. }
  1496. memset(&mgr->payloads[mgr->max_payloads - 1], 0, sizeof(struct drm_dp_payload));
  1497. mgr->proposed_vcpis[mgr->max_payloads - 1] = NULL;
  1498. clear_bit(mgr->max_payloads, &mgr->payload_mask);
  1499. }
  1500. }
  1501. mutex_unlock(&mgr->payload_lock);
  1502. return 0;
  1503. }
  1504. EXPORT_SYMBOL(drm_dp_update_payload_part1);
  1505. /**
  1506. * drm_dp_update_payload_part2() - Execute payload update part 2
  1507. * @mgr: manager to use.
  1508. *
  1509. * This iterates over all proposed virtual channels, and tries to
  1510. * allocate space in the link for them. For 0->slots transitions,
  1511. * this step writes the remote VC payload commands. For slots->0
  1512. * this just resets some internal state.
  1513. */
  1514. int drm_dp_update_payload_part2(struct drm_dp_mst_topology_mgr *mgr)
  1515. {
  1516. struct drm_dp_mst_port *port;
  1517. int i;
  1518. int ret = 0;
  1519. mutex_lock(&mgr->payload_lock);
  1520. for (i = 0; i < mgr->max_payloads; i++) {
  1521. if (!mgr->proposed_vcpis[i])
  1522. continue;
  1523. port = container_of(mgr->proposed_vcpis[i], struct drm_dp_mst_port, vcpi);
  1524. DRM_DEBUG_KMS("payload %d %d\n", i, mgr->payloads[i].payload_state);
  1525. if (mgr->payloads[i].payload_state == DP_PAYLOAD_LOCAL) {
  1526. ret = drm_dp_create_payload_step2(mgr, port, mgr->proposed_vcpis[i]->vcpi, &mgr->payloads[i]);
  1527. } else if (mgr->payloads[i].payload_state == DP_PAYLOAD_DELETE_LOCAL) {
  1528. ret = drm_dp_destroy_payload_step2(mgr, mgr->proposed_vcpis[i]->vcpi, &mgr->payloads[i]);
  1529. }
  1530. if (ret) {
  1531. mutex_unlock(&mgr->payload_lock);
  1532. return ret;
  1533. }
  1534. }
  1535. mutex_unlock(&mgr->payload_lock);
  1536. return 0;
  1537. }
  1538. EXPORT_SYMBOL(drm_dp_update_payload_part2);
  1539. #if 0 /* unused as of yet */
  1540. static int drm_dp_send_dpcd_read(struct drm_dp_mst_topology_mgr *mgr,
  1541. struct drm_dp_mst_port *port,
  1542. int offset, int size)
  1543. {
  1544. int len;
  1545. struct drm_dp_sideband_msg_tx *txmsg;
  1546. txmsg = kzalloc(sizeof(*txmsg), GFP_KERNEL);
  1547. if (!txmsg)
  1548. return -ENOMEM;
  1549. len = build_dpcd_read(txmsg, port->port_num, 0, 8);
  1550. txmsg->dst = port->parent;
  1551. drm_dp_queue_down_tx(mgr, txmsg);
  1552. return 0;
  1553. }
  1554. #endif
  1555. static int drm_dp_send_dpcd_write(struct drm_dp_mst_topology_mgr *mgr,
  1556. struct drm_dp_mst_port *port,
  1557. int offset, int size, u8 *bytes)
  1558. {
  1559. int len;
  1560. int ret;
  1561. struct drm_dp_sideband_msg_tx *txmsg;
  1562. struct drm_dp_mst_branch *mstb;
  1563. mstb = drm_dp_get_validated_mstb_ref(mgr, port->parent);
  1564. if (!mstb)
  1565. return -EINVAL;
  1566. txmsg = kzalloc(sizeof(*txmsg), GFP_KERNEL);
  1567. if (!txmsg) {
  1568. ret = -ENOMEM;
  1569. goto fail_put;
  1570. }
  1571. len = build_dpcd_write(txmsg, port->port_num, offset, size, bytes);
  1572. txmsg->dst = mstb;
  1573. drm_dp_queue_down_tx(mgr, txmsg);
  1574. ret = drm_dp_mst_wait_tx_reply(mstb, txmsg);
  1575. if (ret > 0) {
  1576. if (txmsg->reply.reply_type == 1) {
  1577. ret = -EINVAL;
  1578. } else
  1579. ret = 0;
  1580. }
  1581. kfree(txmsg);
  1582. fail_put:
  1583. drm_dp_put_mst_branch_device(mstb);
  1584. return ret;
  1585. }
  1586. static int drm_dp_encode_up_ack_reply(struct drm_dp_sideband_msg_tx *msg, u8 req_type)
  1587. {
  1588. struct drm_dp_sideband_msg_reply_body reply;
  1589. reply.reply_type = 1;
  1590. reply.req_type = req_type;
  1591. drm_dp_encode_sideband_reply(&reply, msg);
  1592. return 0;
  1593. }
  1594. static int drm_dp_send_up_ack_reply(struct drm_dp_mst_topology_mgr *mgr,
  1595. struct drm_dp_mst_branch *mstb,
  1596. int req_type, int seqno, bool broadcast)
  1597. {
  1598. struct drm_dp_sideband_msg_tx *txmsg;
  1599. txmsg = kzalloc(sizeof(*txmsg), GFP_KERNEL);
  1600. if (!txmsg)
  1601. return -ENOMEM;
  1602. txmsg->dst = mstb;
  1603. txmsg->seqno = seqno;
  1604. drm_dp_encode_up_ack_reply(txmsg, req_type);
  1605. mutex_lock(&mgr->qlock);
  1606. list_add_tail(&txmsg->next, &mgr->tx_msg_upq);
  1607. if (!mgr->tx_up_in_progress) {
  1608. process_single_up_tx_qlock(mgr);
  1609. }
  1610. mutex_unlock(&mgr->qlock);
  1611. return 0;
  1612. }
  1613. static bool drm_dp_get_vc_payload_bw(int dp_link_bw,
  1614. int dp_link_count,
  1615. int *out)
  1616. {
  1617. switch (dp_link_bw) {
  1618. default:
  1619. DRM_DEBUG_KMS("invalid link bandwidth in DPCD: %x (link count: %d)\n",
  1620. dp_link_bw, dp_link_count);
  1621. return false;
  1622. case DP_LINK_BW_1_62:
  1623. *out = 3 * dp_link_count;
  1624. break;
  1625. case DP_LINK_BW_2_7:
  1626. *out = 5 * dp_link_count;
  1627. break;
  1628. case DP_LINK_BW_5_4:
  1629. *out = 10 * dp_link_count;
  1630. break;
  1631. }
  1632. return true;
  1633. }
  1634. /**
  1635. * drm_dp_mst_topology_mgr_set_mst() - Set the MST state for a topology manager
  1636. * @mgr: manager to set state for
  1637. * @mst_state: true to enable MST on this connector - false to disable.
  1638. *
  1639. * This is called by the driver when it detects an MST capable device plugged
  1640. * into a DP MST capable port, or when a DP MST capable device is unplugged.
  1641. */
  1642. int drm_dp_mst_topology_mgr_set_mst(struct drm_dp_mst_topology_mgr *mgr, bool mst_state)
  1643. {
  1644. int ret = 0;
  1645. struct drm_dp_mst_branch *mstb = NULL;
  1646. mutex_lock(&mgr->lock);
  1647. if (mst_state == mgr->mst_state)
  1648. goto out_unlock;
  1649. mgr->mst_state = mst_state;
  1650. /* set the device into MST mode */
  1651. if (mst_state) {
  1652. WARN_ON(mgr->mst_primary);
  1653. /* get dpcd info */
  1654. ret = drm_dp_dpcd_read(mgr->aux, DP_DPCD_REV, mgr->dpcd, DP_RECEIVER_CAP_SIZE);
  1655. if (ret != DP_RECEIVER_CAP_SIZE) {
  1656. DRM_DEBUG_KMS("failed to read DPCD\n");
  1657. goto out_unlock;
  1658. }
  1659. if (!drm_dp_get_vc_payload_bw(mgr->dpcd[1],
  1660. mgr->dpcd[2] & DP_MAX_LANE_COUNT_MASK,
  1661. &mgr->pbn_div)) {
  1662. ret = -EINVAL;
  1663. goto out_unlock;
  1664. }
  1665. mgr->total_pbn = 2560;
  1666. mgr->total_slots = DIV_ROUND_UP(mgr->total_pbn, mgr->pbn_div);
  1667. mgr->avail_slots = mgr->total_slots;
  1668. /* add initial branch device at LCT 1 */
  1669. mstb = drm_dp_add_mst_branch_device(1, NULL);
  1670. if (mstb == NULL) {
  1671. ret = -ENOMEM;
  1672. goto out_unlock;
  1673. }
  1674. mstb->mgr = mgr;
  1675. /* give this the main reference */
  1676. mgr->mst_primary = mstb;
  1677. kref_get(&mgr->mst_primary->kref);
  1678. {
  1679. struct drm_dp_payload reset_pay;
  1680. reset_pay.start_slot = 0;
  1681. reset_pay.num_slots = 0x3f;
  1682. drm_dp_dpcd_write_payload(mgr, 0, &reset_pay);
  1683. }
  1684. ret = drm_dp_dpcd_writeb(mgr->aux, DP_MSTM_CTRL,
  1685. DP_MST_EN | DP_UP_REQ_EN | DP_UPSTREAM_IS_SRC);
  1686. if (ret < 0) {
  1687. goto out_unlock;
  1688. }
  1689. /* sort out guid */
  1690. ret = drm_dp_dpcd_read(mgr->aux, DP_GUID, mgr->guid, 16);
  1691. if (ret != 16) {
  1692. DRM_DEBUG_KMS("failed to read DP GUID %d\n", ret);
  1693. goto out_unlock;
  1694. }
  1695. mgr->guid_valid = drm_dp_validate_guid(mgr, mgr->guid);
  1696. if (!mgr->guid_valid) {
  1697. ret = drm_dp_dpcd_write(mgr->aux, DP_GUID, mgr->guid, 16);
  1698. mgr->guid_valid = true;
  1699. }
  1700. queue_work(system_long_wq, &mgr->work);
  1701. ret = 0;
  1702. } else {
  1703. /* disable MST on the device */
  1704. mstb = mgr->mst_primary;
  1705. mgr->mst_primary = NULL;
  1706. /* this can fail if the device is gone */
  1707. drm_dp_dpcd_writeb(mgr->aux, DP_MSTM_CTRL, 0);
  1708. ret = 0;
  1709. memset(mgr->payloads, 0, mgr->max_payloads * sizeof(struct drm_dp_payload));
  1710. mgr->payload_mask = 0;
  1711. set_bit(0, &mgr->payload_mask);
  1712. mgr->vcpi_mask = 0;
  1713. }
  1714. out_unlock:
  1715. mutex_unlock(&mgr->lock);
  1716. if (mstb)
  1717. drm_dp_put_mst_branch_device(mstb);
  1718. return ret;
  1719. }
  1720. EXPORT_SYMBOL(drm_dp_mst_topology_mgr_set_mst);
  1721. /**
  1722. * drm_dp_mst_topology_mgr_suspend() - suspend the MST manager
  1723. * @mgr: manager to suspend
  1724. *
  1725. * This function tells the MST device that we can't handle UP messages
  1726. * anymore. This should stop it from sending any since we are suspended.
  1727. */
  1728. void drm_dp_mst_topology_mgr_suspend(struct drm_dp_mst_topology_mgr *mgr)
  1729. {
  1730. mutex_lock(&mgr->lock);
  1731. drm_dp_dpcd_writeb(mgr->aux, DP_MSTM_CTRL,
  1732. DP_MST_EN | DP_UPSTREAM_IS_SRC);
  1733. mutex_unlock(&mgr->lock);
  1734. }
  1735. EXPORT_SYMBOL(drm_dp_mst_topology_mgr_suspend);
  1736. /**
  1737. * drm_dp_mst_topology_mgr_resume() - resume the MST manager
  1738. * @mgr: manager to resume
  1739. *
  1740. * This will fetch DPCD and see if the device is still there,
  1741. * if it is, it will rewrite the MSTM control bits, and return.
  1742. *
  1743. * if the device fails this returns -1, and the driver should do
  1744. * a full MST reprobe, in case we were undocked.
  1745. */
  1746. int drm_dp_mst_topology_mgr_resume(struct drm_dp_mst_topology_mgr *mgr)
  1747. {
  1748. int ret = 0;
  1749. mutex_lock(&mgr->lock);
  1750. if (mgr->mst_primary) {
  1751. int sret;
  1752. sret = drm_dp_dpcd_read(mgr->aux, DP_DPCD_REV, mgr->dpcd, DP_RECEIVER_CAP_SIZE);
  1753. if (sret != DP_RECEIVER_CAP_SIZE) {
  1754. DRM_DEBUG_KMS("dpcd read failed - undocked during suspend?\n");
  1755. ret = -1;
  1756. goto out_unlock;
  1757. }
  1758. ret = drm_dp_dpcd_writeb(mgr->aux, DP_MSTM_CTRL,
  1759. DP_MST_EN | DP_UP_REQ_EN | DP_UPSTREAM_IS_SRC);
  1760. if (ret < 0) {
  1761. DRM_DEBUG_KMS("mst write failed - undocked during suspend?\n");
  1762. ret = -1;
  1763. goto out_unlock;
  1764. }
  1765. ret = 0;
  1766. } else
  1767. ret = -1;
  1768. out_unlock:
  1769. mutex_unlock(&mgr->lock);
  1770. return ret;
  1771. }
  1772. EXPORT_SYMBOL(drm_dp_mst_topology_mgr_resume);
  1773. static void drm_dp_get_one_sb_msg(struct drm_dp_mst_topology_mgr *mgr, bool up)
  1774. {
  1775. int len;
  1776. u8 replyblock[32];
  1777. int replylen, origlen, curreply;
  1778. int ret;
  1779. struct drm_dp_sideband_msg_rx *msg;
  1780. int basereg = up ? DP_SIDEBAND_MSG_UP_REQ_BASE : DP_SIDEBAND_MSG_DOWN_REP_BASE;
  1781. msg = up ? &mgr->up_req_recv : &mgr->down_rep_recv;
  1782. len = min(mgr->max_dpcd_transaction_bytes, 16);
  1783. ret = drm_dp_dpcd_read(mgr->aux, basereg,
  1784. replyblock, len);
  1785. if (ret != len) {
  1786. DRM_DEBUG_KMS("failed to read DPCD down rep %d %d\n", len, ret);
  1787. return;
  1788. }
  1789. ret = drm_dp_sideband_msg_build(msg, replyblock, len, true);
  1790. if (!ret) {
  1791. DRM_DEBUG_KMS("sideband msg build failed %d\n", replyblock[0]);
  1792. return;
  1793. }
  1794. replylen = msg->curchunk_len + msg->curchunk_hdrlen;
  1795. origlen = replylen;
  1796. replylen -= len;
  1797. curreply = len;
  1798. while (replylen > 0) {
  1799. len = min3(replylen, mgr->max_dpcd_transaction_bytes, 16);
  1800. ret = drm_dp_dpcd_read(mgr->aux, basereg + curreply,
  1801. replyblock, len);
  1802. if (ret != len) {
  1803. DRM_DEBUG_KMS("failed to read a chunk\n");
  1804. }
  1805. ret = drm_dp_sideband_msg_build(msg, replyblock, len, false);
  1806. if (ret == false)
  1807. DRM_DEBUG_KMS("failed to build sideband msg\n");
  1808. curreply += len;
  1809. replylen -= len;
  1810. }
  1811. }
  1812. static int drm_dp_mst_handle_down_rep(struct drm_dp_mst_topology_mgr *mgr)
  1813. {
  1814. int ret = 0;
  1815. drm_dp_get_one_sb_msg(mgr, false);
  1816. if (mgr->down_rep_recv.have_eomt) {
  1817. struct drm_dp_sideband_msg_tx *txmsg;
  1818. struct drm_dp_mst_branch *mstb;
  1819. int slot = -1;
  1820. mstb = drm_dp_get_mst_branch_device(mgr,
  1821. mgr->down_rep_recv.initial_hdr.lct,
  1822. mgr->down_rep_recv.initial_hdr.rad);
  1823. if (!mstb) {
  1824. DRM_DEBUG_KMS("Got MST reply from unknown device %d\n", mgr->down_rep_recv.initial_hdr.lct);
  1825. memset(&mgr->down_rep_recv, 0, sizeof(struct drm_dp_sideband_msg_rx));
  1826. return 0;
  1827. }
  1828. /* find the message */
  1829. slot = mgr->down_rep_recv.initial_hdr.seqno;
  1830. mutex_lock(&mgr->qlock);
  1831. txmsg = mstb->tx_slots[slot];
  1832. /* remove from slots */
  1833. mutex_unlock(&mgr->qlock);
  1834. if (!txmsg) {
  1835. DRM_DEBUG_KMS("Got MST reply with no msg %p %d %d %02x %02x\n",
  1836. mstb,
  1837. mgr->down_rep_recv.initial_hdr.seqno,
  1838. mgr->down_rep_recv.initial_hdr.lct,
  1839. mgr->down_rep_recv.initial_hdr.rad[0],
  1840. mgr->down_rep_recv.msg[0]);
  1841. drm_dp_put_mst_branch_device(mstb);
  1842. memset(&mgr->down_rep_recv, 0, sizeof(struct drm_dp_sideband_msg_rx));
  1843. return 0;
  1844. }
  1845. drm_dp_sideband_parse_reply(&mgr->down_rep_recv, &txmsg->reply);
  1846. if (txmsg->reply.reply_type == 1) {
  1847. DRM_DEBUG_KMS("Got NAK reply: req 0x%02x, reason 0x%02x, nak data 0x%02x\n", txmsg->reply.req_type, txmsg->reply.u.nak.reason, txmsg->reply.u.nak.nak_data);
  1848. }
  1849. memset(&mgr->down_rep_recv, 0, sizeof(struct drm_dp_sideband_msg_rx));
  1850. drm_dp_put_mst_branch_device(mstb);
  1851. mutex_lock(&mgr->qlock);
  1852. txmsg->state = DRM_DP_SIDEBAND_TX_RX;
  1853. mstb->tx_slots[slot] = NULL;
  1854. mutex_unlock(&mgr->qlock);
  1855. wake_up(&mgr->tx_waitq);
  1856. }
  1857. return ret;
  1858. }
  1859. static int drm_dp_mst_handle_up_req(struct drm_dp_mst_topology_mgr *mgr)
  1860. {
  1861. int ret = 0;
  1862. drm_dp_get_one_sb_msg(mgr, true);
  1863. if (mgr->up_req_recv.have_eomt) {
  1864. struct drm_dp_sideband_msg_req_body msg;
  1865. struct drm_dp_mst_branch *mstb;
  1866. bool seqno;
  1867. mstb = drm_dp_get_mst_branch_device(mgr,
  1868. mgr->up_req_recv.initial_hdr.lct,
  1869. mgr->up_req_recv.initial_hdr.rad);
  1870. if (!mstb) {
  1871. DRM_DEBUG_KMS("Got MST reply from unknown device %d\n", mgr->up_req_recv.initial_hdr.lct);
  1872. memset(&mgr->up_req_recv, 0, sizeof(struct drm_dp_sideband_msg_rx));
  1873. return 0;
  1874. }
  1875. seqno = mgr->up_req_recv.initial_hdr.seqno;
  1876. drm_dp_sideband_parse_req(&mgr->up_req_recv, &msg);
  1877. if (msg.req_type == DP_CONNECTION_STATUS_NOTIFY) {
  1878. drm_dp_send_up_ack_reply(mgr, mstb, msg.req_type, seqno, false);
  1879. drm_dp_update_port(mstb, &msg.u.conn_stat);
  1880. DRM_DEBUG_KMS("Got CSN: pn: %d ldps:%d ddps: %d mcs: %d ip: %d pdt: %d\n", msg.u.conn_stat.port_number, msg.u.conn_stat.legacy_device_plug_status, msg.u.conn_stat.displayport_device_plug_status, msg.u.conn_stat.message_capability_status, msg.u.conn_stat.input_port, msg.u.conn_stat.peer_device_type);
  1881. (*mgr->cbs->hotplug)(mgr);
  1882. } else if (msg.req_type == DP_RESOURCE_STATUS_NOTIFY) {
  1883. drm_dp_send_up_ack_reply(mgr, mstb, msg.req_type, seqno, false);
  1884. DRM_DEBUG_KMS("Got RSN: pn: %d avail_pbn %d\n", msg.u.resource_stat.port_number, msg.u.resource_stat.available_pbn);
  1885. }
  1886. drm_dp_put_mst_branch_device(mstb);
  1887. memset(&mgr->up_req_recv, 0, sizeof(struct drm_dp_sideband_msg_rx));
  1888. }
  1889. return ret;
  1890. }
  1891. /**
  1892. * drm_dp_mst_hpd_irq() - MST hotplug IRQ notify
  1893. * @mgr: manager to notify irq for.
  1894. * @esi: 4 bytes from SINK_COUNT_ESI
  1895. * @handled: whether the hpd interrupt was consumed or not
  1896. *
  1897. * This should be called from the driver when it detects a short IRQ,
  1898. * along with the value of the DEVICE_SERVICE_IRQ_VECTOR_ESI0. The
  1899. * topology manager will process the sideband messages received as a result
  1900. * of this.
  1901. */
  1902. int drm_dp_mst_hpd_irq(struct drm_dp_mst_topology_mgr *mgr, u8 *esi, bool *handled)
  1903. {
  1904. int ret = 0;
  1905. int sc;
  1906. *handled = false;
  1907. sc = esi[0] & 0x3f;
  1908. if (sc != mgr->sink_count) {
  1909. mgr->sink_count = sc;
  1910. *handled = true;
  1911. }
  1912. if (esi[1] & DP_DOWN_REP_MSG_RDY) {
  1913. ret = drm_dp_mst_handle_down_rep(mgr);
  1914. *handled = true;
  1915. }
  1916. if (esi[1] & DP_UP_REQ_MSG_RDY) {
  1917. ret |= drm_dp_mst_handle_up_req(mgr);
  1918. *handled = true;
  1919. }
  1920. drm_dp_mst_kick_tx(mgr);
  1921. return ret;
  1922. }
  1923. EXPORT_SYMBOL(drm_dp_mst_hpd_irq);
  1924. /**
  1925. * drm_dp_mst_detect_port() - get connection status for an MST port
  1926. * @mgr: manager for this port
  1927. * @port: unverified pointer to a port
  1928. *
  1929. * This returns the current connection state for a port. It validates the
  1930. * port pointer still exists so the caller doesn't require a reference
  1931. */
  1932. enum drm_connector_status drm_dp_mst_detect_port(struct drm_connector *connector,
  1933. struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_port *port)
  1934. {
  1935. enum drm_connector_status status = connector_status_disconnected;
  1936. /* we need to search for the port in the mgr in case its gone */
  1937. port = drm_dp_get_validated_port_ref(mgr, port);
  1938. if (!port)
  1939. return connector_status_disconnected;
  1940. if (!port->ddps)
  1941. goto out;
  1942. switch (port->pdt) {
  1943. case DP_PEER_DEVICE_NONE:
  1944. case DP_PEER_DEVICE_MST_BRANCHING:
  1945. break;
  1946. case DP_PEER_DEVICE_SST_SINK:
  1947. status = connector_status_connected;
  1948. /* for logical ports - cache the EDID */
  1949. if (port->port_num >= 8 && !port->cached_edid) {
  1950. port->cached_edid = drm_get_edid(connector, &port->aux.ddc);
  1951. }
  1952. break;
  1953. case DP_PEER_DEVICE_DP_LEGACY_CONV:
  1954. if (port->ldps)
  1955. status = connector_status_connected;
  1956. break;
  1957. }
  1958. out:
  1959. drm_dp_put_port(port);
  1960. return status;
  1961. }
  1962. EXPORT_SYMBOL(drm_dp_mst_detect_port);
  1963. /**
  1964. * drm_dp_mst_get_edid() - get EDID for an MST port
  1965. * @connector: toplevel connector to get EDID for
  1966. * @mgr: manager for this port
  1967. * @port: unverified pointer to a port.
  1968. *
  1969. * This returns an EDID for the port connected to a connector,
  1970. * It validates the pointer still exists so the caller doesn't require a
  1971. * reference.
  1972. */
  1973. struct edid *drm_dp_mst_get_edid(struct drm_connector *connector, struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_port *port)
  1974. {
  1975. struct edid *edid = NULL;
  1976. /* we need to search for the port in the mgr in case its gone */
  1977. port = drm_dp_get_validated_port_ref(mgr, port);
  1978. if (!port)
  1979. return NULL;
  1980. if (port->cached_edid)
  1981. edid = drm_edid_duplicate(port->cached_edid);
  1982. else
  1983. edid = drm_get_edid(connector, &port->aux.ddc);
  1984. drm_mode_connector_set_tile_property(connector);
  1985. drm_dp_put_port(port);
  1986. return edid;
  1987. }
  1988. EXPORT_SYMBOL(drm_dp_mst_get_edid);
  1989. /**
  1990. * drm_dp_find_vcpi_slots() - find slots for this PBN value
  1991. * @mgr: manager to use
  1992. * @pbn: payload bandwidth to convert into slots.
  1993. */
  1994. int drm_dp_find_vcpi_slots(struct drm_dp_mst_topology_mgr *mgr,
  1995. int pbn)
  1996. {
  1997. int num_slots;
  1998. num_slots = DIV_ROUND_UP(pbn, mgr->pbn_div);
  1999. if (num_slots > mgr->avail_slots)
  2000. return -ENOSPC;
  2001. return num_slots;
  2002. }
  2003. EXPORT_SYMBOL(drm_dp_find_vcpi_slots);
  2004. static int drm_dp_init_vcpi(struct drm_dp_mst_topology_mgr *mgr,
  2005. struct drm_dp_vcpi *vcpi, int pbn)
  2006. {
  2007. int num_slots;
  2008. int ret;
  2009. num_slots = DIV_ROUND_UP(pbn, mgr->pbn_div);
  2010. if (num_slots > mgr->avail_slots)
  2011. return -ENOSPC;
  2012. vcpi->pbn = pbn;
  2013. vcpi->aligned_pbn = num_slots * mgr->pbn_div;
  2014. vcpi->num_slots = num_slots;
  2015. ret = drm_dp_mst_assign_payload_id(mgr, vcpi);
  2016. if (ret < 0)
  2017. return ret;
  2018. return 0;
  2019. }
  2020. /**
  2021. * drm_dp_mst_allocate_vcpi() - Allocate a virtual channel
  2022. * @mgr: manager for this port
  2023. * @port: port to allocate a virtual channel for.
  2024. * @pbn: payload bandwidth number to request
  2025. * @slots: returned number of slots for this PBN.
  2026. */
  2027. bool drm_dp_mst_allocate_vcpi(struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_port *port, int pbn, int *slots)
  2028. {
  2029. int ret;
  2030. port = drm_dp_get_validated_port_ref(mgr, port);
  2031. if (!port)
  2032. return false;
  2033. if (port->vcpi.vcpi > 0) {
  2034. DRM_DEBUG_KMS("payload: vcpi %d already allocated for pbn %d - requested pbn %d\n", port->vcpi.vcpi, port->vcpi.pbn, pbn);
  2035. if (pbn == port->vcpi.pbn) {
  2036. *slots = port->vcpi.num_slots;
  2037. return true;
  2038. }
  2039. }
  2040. ret = drm_dp_init_vcpi(mgr, &port->vcpi, pbn);
  2041. if (ret) {
  2042. DRM_DEBUG_KMS("failed to init vcpi %d %d %d\n", DIV_ROUND_UP(pbn, mgr->pbn_div), mgr->avail_slots, ret);
  2043. goto out;
  2044. }
  2045. DRM_DEBUG_KMS("initing vcpi for %d %d\n", pbn, port->vcpi.num_slots);
  2046. *slots = port->vcpi.num_slots;
  2047. drm_dp_put_port(port);
  2048. return true;
  2049. out:
  2050. return false;
  2051. }
  2052. EXPORT_SYMBOL(drm_dp_mst_allocate_vcpi);
  2053. int drm_dp_mst_get_vcpi_slots(struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_port *port)
  2054. {
  2055. int slots = 0;
  2056. port = drm_dp_get_validated_port_ref(mgr, port);
  2057. if (!port)
  2058. return slots;
  2059. slots = port->vcpi.num_slots;
  2060. drm_dp_put_port(port);
  2061. return slots;
  2062. }
  2063. EXPORT_SYMBOL(drm_dp_mst_get_vcpi_slots);
  2064. /**
  2065. * drm_dp_mst_reset_vcpi_slots() - Reset number of slots to 0 for VCPI
  2066. * @mgr: manager for this port
  2067. * @port: unverified pointer to a port.
  2068. *
  2069. * This just resets the number of slots for the ports VCPI for later programming.
  2070. */
  2071. void drm_dp_mst_reset_vcpi_slots(struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_port *port)
  2072. {
  2073. port = drm_dp_get_validated_port_ref(mgr, port);
  2074. if (!port)
  2075. return;
  2076. port->vcpi.num_slots = 0;
  2077. drm_dp_put_port(port);
  2078. }
  2079. EXPORT_SYMBOL(drm_dp_mst_reset_vcpi_slots);
  2080. /**
  2081. * drm_dp_mst_deallocate_vcpi() - deallocate a VCPI
  2082. * @mgr: manager for this port
  2083. * @port: unverified port to deallocate vcpi for
  2084. */
  2085. void drm_dp_mst_deallocate_vcpi(struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_port *port)
  2086. {
  2087. port = drm_dp_get_validated_port_ref(mgr, port);
  2088. if (!port)
  2089. return;
  2090. drm_dp_mst_put_payload_id(mgr, port->vcpi.vcpi);
  2091. port->vcpi.num_slots = 0;
  2092. port->vcpi.pbn = 0;
  2093. port->vcpi.aligned_pbn = 0;
  2094. port->vcpi.vcpi = 0;
  2095. drm_dp_put_port(port);
  2096. }
  2097. EXPORT_SYMBOL(drm_dp_mst_deallocate_vcpi);
  2098. static int drm_dp_dpcd_write_payload(struct drm_dp_mst_topology_mgr *mgr,
  2099. int id, struct drm_dp_payload *payload)
  2100. {
  2101. u8 payload_alloc[3], status;
  2102. int ret;
  2103. int retries = 0;
  2104. drm_dp_dpcd_writeb(mgr->aux, DP_PAYLOAD_TABLE_UPDATE_STATUS,
  2105. DP_PAYLOAD_TABLE_UPDATED);
  2106. payload_alloc[0] = id;
  2107. payload_alloc[1] = payload->start_slot;
  2108. payload_alloc[2] = payload->num_slots;
  2109. ret = drm_dp_dpcd_write(mgr->aux, DP_PAYLOAD_ALLOCATE_SET, payload_alloc, 3);
  2110. if (ret != 3) {
  2111. DRM_DEBUG_KMS("failed to write payload allocation %d\n", ret);
  2112. goto fail;
  2113. }
  2114. retry:
  2115. ret = drm_dp_dpcd_readb(mgr->aux, DP_PAYLOAD_TABLE_UPDATE_STATUS, &status);
  2116. if (ret < 0) {
  2117. DRM_DEBUG_KMS("failed to read payload table status %d\n", ret);
  2118. goto fail;
  2119. }
  2120. if (!(status & DP_PAYLOAD_TABLE_UPDATED)) {
  2121. retries++;
  2122. if (retries < 20) {
  2123. usleep_range(10000, 20000);
  2124. goto retry;
  2125. }
  2126. DRM_DEBUG_KMS("status not set after read payload table status %d\n", status);
  2127. ret = -EINVAL;
  2128. goto fail;
  2129. }
  2130. ret = 0;
  2131. fail:
  2132. return ret;
  2133. }
  2134. /**
  2135. * drm_dp_check_act_status() - Check ACT handled status.
  2136. * @mgr: manager to use
  2137. *
  2138. * Check the payload status bits in the DPCD for ACT handled completion.
  2139. */
  2140. int drm_dp_check_act_status(struct drm_dp_mst_topology_mgr *mgr)
  2141. {
  2142. u8 status;
  2143. int ret;
  2144. int count = 0;
  2145. do {
  2146. ret = drm_dp_dpcd_readb(mgr->aux, DP_PAYLOAD_TABLE_UPDATE_STATUS, &status);
  2147. if (ret < 0) {
  2148. DRM_DEBUG_KMS("failed to read payload table status %d\n", ret);
  2149. goto fail;
  2150. }
  2151. if (status & DP_PAYLOAD_ACT_HANDLED)
  2152. break;
  2153. count++;
  2154. udelay(100);
  2155. } while (count < 30);
  2156. if (!(status & DP_PAYLOAD_ACT_HANDLED)) {
  2157. DRM_DEBUG_KMS("failed to get ACT bit %d after %d retries\n", status, count);
  2158. ret = -EINVAL;
  2159. goto fail;
  2160. }
  2161. return 0;
  2162. fail:
  2163. return ret;
  2164. }
  2165. EXPORT_SYMBOL(drm_dp_check_act_status);
  2166. /**
  2167. * drm_dp_calc_pbn_mode() - Calculate the PBN for a mode.
  2168. * @clock: dot clock for the mode
  2169. * @bpp: bpp for the mode.
  2170. *
  2171. * This uses the formula in the spec to calculate the PBN value for a mode.
  2172. */
  2173. int drm_dp_calc_pbn_mode(int clock, int bpp)
  2174. {
  2175. fixed20_12 pix_bw;
  2176. fixed20_12 fbpp;
  2177. fixed20_12 result;
  2178. fixed20_12 margin, tmp;
  2179. u32 res;
  2180. pix_bw.full = dfixed_const(clock);
  2181. fbpp.full = dfixed_const(bpp);
  2182. tmp.full = dfixed_const(8);
  2183. fbpp.full = dfixed_div(fbpp, tmp);
  2184. result.full = dfixed_mul(pix_bw, fbpp);
  2185. margin.full = dfixed_const(54);
  2186. tmp.full = dfixed_const(64);
  2187. margin.full = dfixed_div(margin, tmp);
  2188. result.full = dfixed_div(result, margin);
  2189. margin.full = dfixed_const(1006);
  2190. tmp.full = dfixed_const(1000);
  2191. margin.full = dfixed_div(margin, tmp);
  2192. result.full = dfixed_mul(result, margin);
  2193. result.full = dfixed_div(result, tmp);
  2194. result.full = dfixed_ceil(result);
  2195. res = dfixed_trunc(result);
  2196. return res;
  2197. }
  2198. EXPORT_SYMBOL(drm_dp_calc_pbn_mode);
  2199. static int test_calc_pbn_mode(void)
  2200. {
  2201. int ret;
  2202. ret = drm_dp_calc_pbn_mode(154000, 30);
  2203. if (ret != 689)
  2204. return -EINVAL;
  2205. ret = drm_dp_calc_pbn_mode(234000, 30);
  2206. if (ret != 1047)
  2207. return -EINVAL;
  2208. return 0;
  2209. }
  2210. /* we want to kick the TX after we've ack the up/down IRQs. */
  2211. static void drm_dp_mst_kick_tx(struct drm_dp_mst_topology_mgr *mgr)
  2212. {
  2213. queue_work(system_long_wq, &mgr->tx_work);
  2214. }
  2215. static void drm_dp_mst_dump_mstb(struct seq_file *m,
  2216. struct drm_dp_mst_branch *mstb)
  2217. {
  2218. struct drm_dp_mst_port *port;
  2219. int tabs = mstb->lct;
  2220. char prefix[10];
  2221. int i;
  2222. for (i = 0; i < tabs; i++)
  2223. prefix[i] = '\t';
  2224. prefix[i] = '\0';
  2225. seq_printf(m, "%smst: %p, %d\n", prefix, mstb, mstb->num_ports);
  2226. list_for_each_entry(port, &mstb->ports, next) {
  2227. seq_printf(m, "%sport: %d: ddps: %d ldps: %d, %p, conn: %p\n", prefix, port->port_num, port->ddps, port->ldps, port, port->connector);
  2228. if (port->mstb)
  2229. drm_dp_mst_dump_mstb(m, port->mstb);
  2230. }
  2231. }
  2232. static bool dump_dp_payload_table(struct drm_dp_mst_topology_mgr *mgr,
  2233. char *buf)
  2234. {
  2235. int ret;
  2236. int i;
  2237. for (i = 0; i < 4; i++) {
  2238. ret = drm_dp_dpcd_read(mgr->aux, DP_PAYLOAD_TABLE_UPDATE_STATUS + (i * 16), &buf[i * 16], 16);
  2239. if (ret != 16)
  2240. break;
  2241. }
  2242. if (i == 4)
  2243. return true;
  2244. return false;
  2245. }
  2246. /**
  2247. * drm_dp_mst_dump_topology(): dump topology to seq file.
  2248. * @m: seq_file to dump output to
  2249. * @mgr: manager to dump current topology for.
  2250. *
  2251. * helper to dump MST topology to a seq file for debugfs.
  2252. */
  2253. void drm_dp_mst_dump_topology(struct seq_file *m,
  2254. struct drm_dp_mst_topology_mgr *mgr)
  2255. {
  2256. int i;
  2257. struct drm_dp_mst_port *port;
  2258. mutex_lock(&mgr->lock);
  2259. if (mgr->mst_primary)
  2260. drm_dp_mst_dump_mstb(m, mgr->mst_primary);
  2261. /* dump VCPIs */
  2262. mutex_unlock(&mgr->lock);
  2263. mutex_lock(&mgr->payload_lock);
  2264. seq_printf(m, "vcpi: %lx %lx\n", mgr->payload_mask, mgr->vcpi_mask);
  2265. for (i = 0; i < mgr->max_payloads; i++) {
  2266. if (mgr->proposed_vcpis[i]) {
  2267. port = container_of(mgr->proposed_vcpis[i], struct drm_dp_mst_port, vcpi);
  2268. seq_printf(m, "vcpi %d: %d %d %d\n", i, port->port_num, port->vcpi.vcpi, port->vcpi.num_slots);
  2269. } else
  2270. seq_printf(m, "vcpi %d:unsed\n", i);
  2271. }
  2272. for (i = 0; i < mgr->max_payloads; i++) {
  2273. seq_printf(m, "payload %d: %d, %d, %d\n",
  2274. i,
  2275. mgr->payloads[i].payload_state,
  2276. mgr->payloads[i].start_slot,
  2277. mgr->payloads[i].num_slots);
  2278. }
  2279. mutex_unlock(&mgr->payload_lock);
  2280. mutex_lock(&mgr->lock);
  2281. if (mgr->mst_primary) {
  2282. u8 buf[64];
  2283. bool bret;
  2284. int ret;
  2285. ret = drm_dp_dpcd_read(mgr->aux, DP_DPCD_REV, buf, DP_RECEIVER_CAP_SIZE);
  2286. seq_printf(m, "dpcd: ");
  2287. for (i = 0; i < DP_RECEIVER_CAP_SIZE; i++)
  2288. seq_printf(m, "%02x ", buf[i]);
  2289. seq_printf(m, "\n");
  2290. ret = drm_dp_dpcd_read(mgr->aux, DP_FAUX_CAP, buf, 2);
  2291. seq_printf(m, "faux/mst: ");
  2292. for (i = 0; i < 2; i++)
  2293. seq_printf(m, "%02x ", buf[i]);
  2294. seq_printf(m, "\n");
  2295. ret = drm_dp_dpcd_read(mgr->aux, DP_MSTM_CTRL, buf, 1);
  2296. seq_printf(m, "mst ctrl: ");
  2297. for (i = 0; i < 1; i++)
  2298. seq_printf(m, "%02x ", buf[i]);
  2299. seq_printf(m, "\n");
  2300. /* dump the standard OUI branch header */
  2301. ret = drm_dp_dpcd_read(mgr->aux, DP_BRANCH_OUI, buf, DP_BRANCH_OUI_HEADER_SIZE);
  2302. seq_printf(m, "branch oui: ");
  2303. for (i = 0; i < 0x3; i++)
  2304. seq_printf(m, "%02x", buf[i]);
  2305. seq_printf(m, " devid: ");
  2306. for (i = 0x3; i < 0x8; i++)
  2307. seq_printf(m, "%c", buf[i]);
  2308. seq_printf(m, " revision: hw: %x.%x sw: %x.%x", buf[0x9] >> 4, buf[0x9] & 0xf, buf[0xa], buf[0xb]);
  2309. seq_printf(m, "\n");
  2310. bret = dump_dp_payload_table(mgr, buf);
  2311. if (bret == true) {
  2312. seq_printf(m, "payload table: ");
  2313. for (i = 0; i < 63; i++)
  2314. seq_printf(m, "%02x ", buf[i]);
  2315. seq_printf(m, "\n");
  2316. }
  2317. }
  2318. mutex_unlock(&mgr->lock);
  2319. }
  2320. EXPORT_SYMBOL(drm_dp_mst_dump_topology);
  2321. static void drm_dp_tx_work(struct work_struct *work)
  2322. {
  2323. struct drm_dp_mst_topology_mgr *mgr = container_of(work, struct drm_dp_mst_topology_mgr, tx_work);
  2324. mutex_lock(&mgr->qlock);
  2325. if (mgr->tx_down_in_progress)
  2326. process_single_down_tx_qlock(mgr);
  2327. mutex_unlock(&mgr->qlock);
  2328. }
  2329. static void drm_dp_destroy_connector_work(struct work_struct *work)
  2330. {
  2331. struct drm_dp_mst_topology_mgr *mgr = container_of(work, struct drm_dp_mst_topology_mgr, destroy_connector_work);
  2332. struct drm_dp_mst_port *port;
  2333. /*
  2334. * Not a regular list traverse as we have to drop the destroy
  2335. * connector lock before destroying the connector, to avoid AB->BA
  2336. * ordering between this lock and the config mutex.
  2337. */
  2338. for (;;) {
  2339. mutex_lock(&mgr->destroy_connector_lock);
  2340. port = list_first_entry_or_null(&mgr->destroy_connector_list, struct drm_dp_mst_port, next);
  2341. if (!port) {
  2342. mutex_unlock(&mgr->destroy_connector_lock);
  2343. break;
  2344. }
  2345. list_del(&port->next);
  2346. mutex_unlock(&mgr->destroy_connector_lock);
  2347. mgr->cbs->destroy_connector(mgr, port->connector);
  2348. drm_dp_port_teardown_pdt(port, port->pdt);
  2349. if (!port->input && port->vcpi.vcpi > 0)
  2350. drm_dp_mst_put_payload_id(mgr, port->vcpi.vcpi);
  2351. kfree(port);
  2352. }
  2353. }
  2354. /**
  2355. * drm_dp_mst_topology_mgr_init - initialise a topology manager
  2356. * @mgr: manager struct to initialise
  2357. * @dev: device providing this structure - for i2c addition.
  2358. * @aux: DP helper aux channel to talk to this device
  2359. * @max_dpcd_transaction_bytes: hw specific DPCD transaction limit
  2360. * @max_payloads: maximum number of payloads this GPU can source
  2361. * @conn_base_id: the connector object ID the MST device is connected to.
  2362. *
  2363. * Return 0 for success, or negative error code on failure
  2364. */
  2365. int drm_dp_mst_topology_mgr_init(struct drm_dp_mst_topology_mgr *mgr,
  2366. struct device *dev, struct drm_dp_aux *aux,
  2367. int max_dpcd_transaction_bytes,
  2368. int max_payloads, int conn_base_id)
  2369. {
  2370. mutex_init(&mgr->lock);
  2371. mutex_init(&mgr->qlock);
  2372. mutex_init(&mgr->payload_lock);
  2373. mutex_init(&mgr->destroy_connector_lock);
  2374. INIT_LIST_HEAD(&mgr->tx_msg_upq);
  2375. INIT_LIST_HEAD(&mgr->tx_msg_downq);
  2376. INIT_LIST_HEAD(&mgr->destroy_connector_list);
  2377. INIT_WORK(&mgr->work, drm_dp_mst_link_probe_work);
  2378. INIT_WORK(&mgr->tx_work, drm_dp_tx_work);
  2379. INIT_WORK(&mgr->destroy_connector_work, drm_dp_destroy_connector_work);
  2380. init_waitqueue_head(&mgr->tx_waitq);
  2381. mgr->dev = dev;
  2382. mgr->aux = aux;
  2383. mgr->max_dpcd_transaction_bytes = max_dpcd_transaction_bytes;
  2384. mgr->max_payloads = max_payloads;
  2385. mgr->conn_base_id = conn_base_id;
  2386. mgr->payloads = kcalloc(max_payloads, sizeof(struct drm_dp_payload), GFP_KERNEL);
  2387. if (!mgr->payloads)
  2388. return -ENOMEM;
  2389. mgr->proposed_vcpis = kcalloc(max_payloads, sizeof(struct drm_dp_vcpi *), GFP_KERNEL);
  2390. if (!mgr->proposed_vcpis)
  2391. return -ENOMEM;
  2392. set_bit(0, &mgr->payload_mask);
  2393. test_calc_pbn_mode();
  2394. return 0;
  2395. }
  2396. EXPORT_SYMBOL(drm_dp_mst_topology_mgr_init);
  2397. /**
  2398. * drm_dp_mst_topology_mgr_destroy() - destroy topology manager.
  2399. * @mgr: manager to destroy
  2400. */
  2401. void drm_dp_mst_topology_mgr_destroy(struct drm_dp_mst_topology_mgr *mgr)
  2402. {
  2403. flush_work(&mgr->destroy_connector_work);
  2404. mutex_lock(&mgr->payload_lock);
  2405. kfree(mgr->payloads);
  2406. mgr->payloads = NULL;
  2407. kfree(mgr->proposed_vcpis);
  2408. mgr->proposed_vcpis = NULL;
  2409. mutex_unlock(&mgr->payload_lock);
  2410. mgr->dev = NULL;
  2411. mgr->aux = NULL;
  2412. }
  2413. EXPORT_SYMBOL(drm_dp_mst_topology_mgr_destroy);
  2414. /* I2C device */
  2415. static int drm_dp_mst_i2c_xfer(struct i2c_adapter *adapter, struct i2c_msg *msgs,
  2416. int num)
  2417. {
  2418. struct drm_dp_aux *aux = adapter->algo_data;
  2419. struct drm_dp_mst_port *port = container_of(aux, struct drm_dp_mst_port, aux);
  2420. struct drm_dp_mst_branch *mstb;
  2421. struct drm_dp_mst_topology_mgr *mgr = port->mgr;
  2422. unsigned int i;
  2423. bool reading = false;
  2424. struct drm_dp_sideband_msg_req_body msg;
  2425. struct drm_dp_sideband_msg_tx *txmsg = NULL;
  2426. int ret;
  2427. mstb = drm_dp_get_validated_mstb_ref(mgr, port->parent);
  2428. if (!mstb)
  2429. return -EREMOTEIO;
  2430. /* construct i2c msg */
  2431. /* see if last msg is a read */
  2432. if (msgs[num - 1].flags & I2C_M_RD)
  2433. reading = true;
  2434. if (!reading) {
  2435. DRM_DEBUG_KMS("Unsupported I2C transaction for MST device\n");
  2436. ret = -EIO;
  2437. goto out;
  2438. }
  2439. msg.req_type = DP_REMOTE_I2C_READ;
  2440. msg.u.i2c_read.num_transactions = num - 1;
  2441. msg.u.i2c_read.port_number = port->port_num;
  2442. for (i = 0; i < num - 1; i++) {
  2443. msg.u.i2c_read.transactions[i].i2c_dev_id = msgs[i].addr;
  2444. msg.u.i2c_read.transactions[i].num_bytes = msgs[i].len;
  2445. msg.u.i2c_read.transactions[i].bytes = msgs[i].buf;
  2446. }
  2447. msg.u.i2c_read.read_i2c_device_id = msgs[num - 1].addr;
  2448. msg.u.i2c_read.num_bytes_read = msgs[num - 1].len;
  2449. txmsg = kzalloc(sizeof(*txmsg), GFP_KERNEL);
  2450. if (!txmsg) {
  2451. ret = -ENOMEM;
  2452. goto out;
  2453. }
  2454. txmsg->dst = mstb;
  2455. drm_dp_encode_sideband_req(&msg, txmsg);
  2456. drm_dp_queue_down_tx(mgr, txmsg);
  2457. ret = drm_dp_mst_wait_tx_reply(mstb, txmsg);
  2458. if (ret > 0) {
  2459. if (txmsg->reply.reply_type == 1) { /* got a NAK back */
  2460. ret = -EREMOTEIO;
  2461. goto out;
  2462. }
  2463. if (txmsg->reply.u.remote_i2c_read_ack.num_bytes != msgs[num - 1].len) {
  2464. ret = -EIO;
  2465. goto out;
  2466. }
  2467. memcpy(msgs[num - 1].buf, txmsg->reply.u.remote_i2c_read_ack.bytes, msgs[num - 1].len);
  2468. ret = num;
  2469. }
  2470. out:
  2471. kfree(txmsg);
  2472. drm_dp_put_mst_branch_device(mstb);
  2473. return ret;
  2474. }
  2475. static u32 drm_dp_mst_i2c_functionality(struct i2c_adapter *adapter)
  2476. {
  2477. return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL |
  2478. I2C_FUNC_SMBUS_READ_BLOCK_DATA |
  2479. I2C_FUNC_SMBUS_BLOCK_PROC_CALL |
  2480. I2C_FUNC_10BIT_ADDR;
  2481. }
  2482. static const struct i2c_algorithm drm_dp_mst_i2c_algo = {
  2483. .functionality = drm_dp_mst_i2c_functionality,
  2484. .master_xfer = drm_dp_mst_i2c_xfer,
  2485. };
  2486. /**
  2487. * drm_dp_mst_register_i2c_bus() - register an I2C adapter for I2C-over-AUX
  2488. * @aux: DisplayPort AUX channel
  2489. *
  2490. * Returns 0 on success or a negative error code on failure.
  2491. */
  2492. static int drm_dp_mst_register_i2c_bus(struct drm_dp_aux *aux)
  2493. {
  2494. aux->ddc.algo = &drm_dp_mst_i2c_algo;
  2495. aux->ddc.algo_data = aux;
  2496. aux->ddc.retries = 3;
  2497. aux->ddc.class = I2C_CLASS_DDC;
  2498. aux->ddc.owner = THIS_MODULE;
  2499. aux->ddc.dev.parent = aux->dev;
  2500. aux->ddc.dev.of_node = aux->dev->of_node;
  2501. strlcpy(aux->ddc.name, aux->name ? aux->name : dev_name(aux->dev),
  2502. sizeof(aux->ddc.name));
  2503. return i2c_add_adapter(&aux->ddc);
  2504. }
  2505. /**
  2506. * drm_dp_mst_unregister_i2c_bus() - unregister an I2C-over-AUX adapter
  2507. * @aux: DisplayPort AUX channel
  2508. */
  2509. static void drm_dp_mst_unregister_i2c_bus(struct drm_dp_aux *aux)
  2510. {
  2511. i2c_del_adapter(&aux->ddc);
  2512. }