virtgpu_display.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473
  1. /*
  2. * Copyright (C) 2015 Red Hat, Inc.
  3. * All Rights Reserved.
  4. *
  5. * Authors:
  6. * Dave Airlie
  7. * Alon Levy
  8. *
  9. * Permission is hereby granted, free of charge, to any person obtaining a
  10. * copy of this software and associated documentation files (the "Software"),
  11. * to deal in the Software without restriction, including without limitation
  12. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  13. * and/or sell copies of the Software, and to permit persons to whom the
  14. * Software is furnished to do so, subject to the following conditions:
  15. *
  16. * The above copyright notice and this permission notice shall be included in
  17. * all copies or substantial portions of the Software.
  18. *
  19. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  20. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  21. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  22. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  23. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  24. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  25. * OTHER DEALINGS IN THE SOFTWARE.
  26. */
  27. #include "virtgpu_drv.h"
  28. #include <drm/drm_crtc_helper.h>
  29. #include <drm/drm_atomic_helper.h>
  30. #define XRES_MIN 320
  31. #define YRES_MIN 200
  32. #define XRES_DEF 1024
  33. #define YRES_DEF 768
  34. #define XRES_MAX 8192
  35. #define YRES_MAX 8192
  36. static void virtio_gpu_crtc_gamma_set(struct drm_crtc *crtc,
  37. u16 *red, u16 *green, u16 *blue,
  38. uint32_t start, uint32_t size)
  39. {
  40. /* TODO */
  41. }
  42. static void
  43. virtio_gpu_hide_cursor(struct virtio_gpu_device *vgdev,
  44. struct virtio_gpu_output *output)
  45. {
  46. output->cursor.hdr.type = cpu_to_le32(VIRTIO_GPU_CMD_UPDATE_CURSOR);
  47. output->cursor.resource_id = 0;
  48. virtio_gpu_cursor_ping(vgdev, output);
  49. }
  50. static int virtio_gpu_crtc_cursor_set(struct drm_crtc *crtc,
  51. struct drm_file *file_priv,
  52. uint32_t handle,
  53. uint32_t width,
  54. uint32_t height,
  55. int32_t hot_x, int32_t hot_y)
  56. {
  57. struct virtio_gpu_device *vgdev = crtc->dev->dev_private;
  58. struct virtio_gpu_output *output =
  59. container_of(crtc, struct virtio_gpu_output, crtc);
  60. struct drm_gem_object *gobj = NULL;
  61. struct virtio_gpu_object *qobj = NULL;
  62. struct virtio_gpu_fence *fence = NULL;
  63. int ret = 0;
  64. if (handle == 0) {
  65. virtio_gpu_hide_cursor(vgdev, output);
  66. return 0;
  67. }
  68. /* lookup the cursor */
  69. gobj = drm_gem_object_lookup(crtc->dev, file_priv, handle);
  70. if (gobj == NULL)
  71. return -ENOENT;
  72. qobj = gem_to_virtio_gpu_obj(gobj);
  73. if (!qobj->hw_res_handle) {
  74. ret = -EINVAL;
  75. goto out;
  76. }
  77. virtio_gpu_cmd_transfer_to_host_2d(vgdev, qobj->hw_res_handle, 0,
  78. cpu_to_le32(64),
  79. cpu_to_le32(64),
  80. 0, 0, &fence);
  81. output->cursor.hdr.type = cpu_to_le32(VIRTIO_GPU_CMD_UPDATE_CURSOR);
  82. output->cursor.resource_id = cpu_to_le32(qobj->hw_res_handle);
  83. output->cursor.hot_x = cpu_to_le32(hot_x);
  84. output->cursor.hot_y = cpu_to_le32(hot_y);
  85. virtio_gpu_cursor_ping(vgdev, output);
  86. ret = 0;
  87. out:
  88. drm_gem_object_unreference_unlocked(gobj);
  89. return ret;
  90. }
  91. static int virtio_gpu_crtc_cursor_move(struct drm_crtc *crtc,
  92. int x, int y)
  93. {
  94. struct virtio_gpu_device *vgdev = crtc->dev->dev_private;
  95. struct virtio_gpu_output *output =
  96. container_of(crtc, struct virtio_gpu_output, crtc);
  97. output->cursor.hdr.type = cpu_to_le32(VIRTIO_GPU_CMD_MOVE_CURSOR);
  98. output->cursor.pos.x = cpu_to_le32(x);
  99. output->cursor.pos.y = cpu_to_le32(y);
  100. virtio_gpu_cursor_ping(vgdev, output);
  101. return 0;
  102. }
  103. static const struct drm_crtc_funcs virtio_gpu_crtc_funcs = {
  104. .cursor_set2 = virtio_gpu_crtc_cursor_set,
  105. .cursor_move = virtio_gpu_crtc_cursor_move,
  106. .gamma_set = virtio_gpu_crtc_gamma_set,
  107. .set_config = drm_atomic_helper_set_config,
  108. .destroy = drm_crtc_cleanup,
  109. #if 0 /* not (yet) working without vblank support according to docs */
  110. .page_flip = drm_atomic_helper_page_flip,
  111. #endif
  112. .reset = drm_atomic_helper_crtc_reset,
  113. .atomic_duplicate_state = drm_atomic_helper_crtc_duplicate_state,
  114. .atomic_destroy_state = drm_atomic_helper_crtc_destroy_state,
  115. };
  116. static void virtio_gpu_user_framebuffer_destroy(struct drm_framebuffer *fb)
  117. {
  118. struct virtio_gpu_framebuffer *virtio_gpu_fb
  119. = to_virtio_gpu_framebuffer(fb);
  120. if (virtio_gpu_fb->obj)
  121. drm_gem_object_unreference_unlocked(virtio_gpu_fb->obj);
  122. drm_framebuffer_cleanup(fb);
  123. kfree(virtio_gpu_fb);
  124. }
  125. static int
  126. virtio_gpu_framebuffer_surface_dirty(struct drm_framebuffer *fb,
  127. struct drm_file *file_priv,
  128. unsigned flags, unsigned color,
  129. struct drm_clip_rect *clips,
  130. unsigned num_clips)
  131. {
  132. struct virtio_gpu_framebuffer *virtio_gpu_fb
  133. = to_virtio_gpu_framebuffer(fb);
  134. return virtio_gpu_surface_dirty(virtio_gpu_fb, clips, num_clips);
  135. }
  136. static const struct drm_framebuffer_funcs virtio_gpu_fb_funcs = {
  137. .destroy = virtio_gpu_user_framebuffer_destroy,
  138. .dirty = virtio_gpu_framebuffer_surface_dirty,
  139. };
  140. int
  141. virtio_gpu_framebuffer_init(struct drm_device *dev,
  142. struct virtio_gpu_framebuffer *vgfb,
  143. struct drm_mode_fb_cmd2 *mode_cmd,
  144. struct drm_gem_object *obj)
  145. {
  146. int ret;
  147. struct virtio_gpu_object *bo;
  148. vgfb->obj = obj;
  149. bo = gem_to_virtio_gpu_obj(obj);
  150. ret = drm_framebuffer_init(dev, &vgfb->base, &virtio_gpu_fb_funcs);
  151. if (ret) {
  152. vgfb->obj = NULL;
  153. return ret;
  154. }
  155. drm_helper_mode_fill_fb_struct(&vgfb->base, mode_cmd);
  156. spin_lock_init(&vgfb->dirty_lock);
  157. vgfb->x1 = vgfb->y1 = INT_MAX;
  158. vgfb->x2 = vgfb->y2 = 0;
  159. return 0;
  160. }
  161. static bool virtio_gpu_crtc_mode_fixup(struct drm_crtc *crtc,
  162. const struct drm_display_mode *mode,
  163. struct drm_display_mode *adjusted_mode)
  164. {
  165. return true;
  166. }
  167. static void virtio_gpu_crtc_mode_set_nofb(struct drm_crtc *crtc)
  168. {
  169. struct drm_device *dev = crtc->dev;
  170. struct virtio_gpu_device *vgdev = dev->dev_private;
  171. struct virtio_gpu_output *output = drm_crtc_to_virtio_gpu_output(crtc);
  172. virtio_gpu_cmd_set_scanout(vgdev, output->index, 0,
  173. crtc->mode.hdisplay,
  174. crtc->mode.vdisplay, 0, 0);
  175. }
  176. static void virtio_gpu_crtc_enable(struct drm_crtc *crtc)
  177. {
  178. }
  179. static void virtio_gpu_crtc_disable(struct drm_crtc *crtc)
  180. {
  181. struct drm_device *dev = crtc->dev;
  182. struct virtio_gpu_device *vgdev = dev->dev_private;
  183. struct virtio_gpu_output *output = drm_crtc_to_virtio_gpu_output(crtc);
  184. virtio_gpu_cmd_set_scanout(vgdev, output->index, 0, 0, 0, 0, 0);
  185. }
  186. static int virtio_gpu_crtc_atomic_check(struct drm_crtc *crtc,
  187. struct drm_crtc_state *state)
  188. {
  189. return 0;
  190. }
  191. static const struct drm_crtc_helper_funcs virtio_gpu_crtc_helper_funcs = {
  192. .enable = virtio_gpu_crtc_enable,
  193. .disable = virtio_gpu_crtc_disable,
  194. .mode_fixup = virtio_gpu_crtc_mode_fixup,
  195. .mode_set_nofb = virtio_gpu_crtc_mode_set_nofb,
  196. .atomic_check = virtio_gpu_crtc_atomic_check,
  197. };
  198. static bool virtio_gpu_enc_mode_fixup(struct drm_encoder *encoder,
  199. const struct drm_display_mode *mode,
  200. struct drm_display_mode *adjusted_mode)
  201. {
  202. return true;
  203. }
  204. static void virtio_gpu_enc_mode_set(struct drm_encoder *encoder,
  205. struct drm_display_mode *mode,
  206. struct drm_display_mode *adjusted_mode)
  207. {
  208. }
  209. static void virtio_gpu_enc_enable(struct drm_encoder *encoder)
  210. {
  211. }
  212. static void virtio_gpu_enc_disable(struct drm_encoder *encoder)
  213. {
  214. }
  215. static int virtio_gpu_conn_get_modes(struct drm_connector *connector)
  216. {
  217. struct virtio_gpu_output *output =
  218. drm_connector_to_virtio_gpu_output(connector);
  219. struct drm_display_mode *mode = NULL;
  220. int count, width, height;
  221. width = le32_to_cpu(output->info.r.width);
  222. height = le32_to_cpu(output->info.r.height);
  223. count = drm_add_modes_noedid(connector, XRES_MAX, YRES_MAX);
  224. if (width == 0 || height == 0) {
  225. width = XRES_DEF;
  226. height = YRES_DEF;
  227. drm_set_preferred_mode(connector, XRES_DEF, YRES_DEF);
  228. } else {
  229. DRM_DEBUG("add mode: %dx%d\n", width, height);
  230. mode = drm_cvt_mode(connector->dev, width, height, 60,
  231. false, false, false);
  232. mode->type |= DRM_MODE_TYPE_PREFERRED;
  233. drm_mode_probed_add(connector, mode);
  234. count++;
  235. }
  236. return count;
  237. }
  238. static int virtio_gpu_conn_mode_valid(struct drm_connector *connector,
  239. struct drm_display_mode *mode)
  240. {
  241. struct virtio_gpu_output *output =
  242. drm_connector_to_virtio_gpu_output(connector);
  243. int width, height;
  244. width = le32_to_cpu(output->info.r.width);
  245. height = le32_to_cpu(output->info.r.height);
  246. if (!(mode->type & DRM_MODE_TYPE_PREFERRED))
  247. return MODE_OK;
  248. if (mode->hdisplay == XRES_DEF && mode->vdisplay == YRES_DEF)
  249. return MODE_OK;
  250. if (mode->hdisplay <= width && mode->hdisplay >= width - 16 &&
  251. mode->vdisplay <= height && mode->vdisplay >= height - 16)
  252. return MODE_OK;
  253. DRM_DEBUG("del mode: %dx%d\n", mode->hdisplay, mode->vdisplay);
  254. return MODE_BAD;
  255. }
  256. static struct drm_encoder*
  257. virtio_gpu_best_encoder(struct drm_connector *connector)
  258. {
  259. struct virtio_gpu_output *virtio_gpu_output =
  260. drm_connector_to_virtio_gpu_output(connector);
  261. return &virtio_gpu_output->enc;
  262. }
  263. static const struct drm_encoder_helper_funcs virtio_gpu_enc_helper_funcs = {
  264. .mode_fixup = virtio_gpu_enc_mode_fixup,
  265. .mode_set = virtio_gpu_enc_mode_set,
  266. .enable = virtio_gpu_enc_enable,
  267. .disable = virtio_gpu_enc_disable,
  268. };
  269. static const struct drm_connector_helper_funcs virtio_gpu_conn_helper_funcs = {
  270. .get_modes = virtio_gpu_conn_get_modes,
  271. .mode_valid = virtio_gpu_conn_mode_valid,
  272. .best_encoder = virtio_gpu_best_encoder,
  273. };
  274. static void virtio_gpu_conn_save(struct drm_connector *connector)
  275. {
  276. DRM_DEBUG("\n");
  277. }
  278. static void virtio_gpu_conn_restore(struct drm_connector *connector)
  279. {
  280. DRM_DEBUG("\n");
  281. }
  282. static enum drm_connector_status virtio_gpu_conn_detect(
  283. struct drm_connector *connector,
  284. bool force)
  285. {
  286. struct virtio_gpu_output *output =
  287. drm_connector_to_virtio_gpu_output(connector);
  288. if (output->info.enabled)
  289. return connector_status_connected;
  290. else
  291. return connector_status_disconnected;
  292. }
  293. static void virtio_gpu_conn_destroy(struct drm_connector *connector)
  294. {
  295. struct virtio_gpu_output *virtio_gpu_output =
  296. drm_connector_to_virtio_gpu_output(connector);
  297. drm_connector_unregister(connector);
  298. drm_connector_cleanup(connector);
  299. kfree(virtio_gpu_output);
  300. }
  301. static const struct drm_connector_funcs virtio_gpu_connector_funcs = {
  302. .dpms = drm_atomic_helper_connector_dpms,
  303. .save = virtio_gpu_conn_save,
  304. .restore = virtio_gpu_conn_restore,
  305. .detect = virtio_gpu_conn_detect,
  306. .fill_modes = drm_helper_probe_single_connector_modes,
  307. .destroy = virtio_gpu_conn_destroy,
  308. .reset = drm_atomic_helper_connector_reset,
  309. .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
  310. .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
  311. };
  312. static const struct drm_encoder_funcs virtio_gpu_enc_funcs = {
  313. .destroy = drm_encoder_cleanup,
  314. };
  315. static int vgdev_output_init(struct virtio_gpu_device *vgdev, int index)
  316. {
  317. struct drm_device *dev = vgdev->ddev;
  318. struct virtio_gpu_output *output = vgdev->outputs + index;
  319. struct drm_connector *connector = &output->conn;
  320. struct drm_encoder *encoder = &output->enc;
  321. struct drm_crtc *crtc = &output->crtc;
  322. struct drm_plane *plane;
  323. output->index = index;
  324. if (index == 0) {
  325. output->info.enabled = cpu_to_le32(true);
  326. output->info.r.width = cpu_to_le32(XRES_DEF);
  327. output->info.r.height = cpu_to_le32(YRES_DEF);
  328. }
  329. plane = virtio_gpu_plane_init(vgdev, index);
  330. if (IS_ERR(plane))
  331. return PTR_ERR(plane);
  332. drm_crtc_init_with_planes(dev, crtc, plane, NULL,
  333. &virtio_gpu_crtc_funcs);
  334. drm_mode_crtc_set_gamma_size(crtc, 256);
  335. drm_crtc_helper_add(crtc, &virtio_gpu_crtc_helper_funcs);
  336. plane->crtc = crtc;
  337. drm_connector_init(dev, connector, &virtio_gpu_connector_funcs,
  338. DRM_MODE_CONNECTOR_VIRTUAL);
  339. drm_connector_helper_add(connector, &virtio_gpu_conn_helper_funcs);
  340. drm_encoder_init(dev, encoder, &virtio_gpu_enc_funcs,
  341. DRM_MODE_ENCODER_VIRTUAL);
  342. drm_encoder_helper_add(encoder, &virtio_gpu_enc_helper_funcs);
  343. encoder->possible_crtcs = 1 << index;
  344. drm_mode_connector_attach_encoder(connector, encoder);
  345. drm_connector_register(connector);
  346. return 0;
  347. }
  348. static struct drm_framebuffer *
  349. virtio_gpu_user_framebuffer_create(struct drm_device *dev,
  350. struct drm_file *file_priv,
  351. struct drm_mode_fb_cmd2 *mode_cmd)
  352. {
  353. struct drm_gem_object *obj = NULL;
  354. struct virtio_gpu_framebuffer *virtio_gpu_fb;
  355. int ret;
  356. /* lookup object associated with res handle */
  357. obj = drm_gem_object_lookup(dev, file_priv, mode_cmd->handles[0]);
  358. if (!obj)
  359. return ERR_PTR(-EINVAL);
  360. virtio_gpu_fb = kzalloc(sizeof(*virtio_gpu_fb), GFP_KERNEL);
  361. if (virtio_gpu_fb == NULL)
  362. return ERR_PTR(-ENOMEM);
  363. ret = virtio_gpu_framebuffer_init(dev, virtio_gpu_fb, mode_cmd, obj);
  364. if (ret) {
  365. kfree(virtio_gpu_fb);
  366. if (obj)
  367. drm_gem_object_unreference_unlocked(obj);
  368. return NULL;
  369. }
  370. return &virtio_gpu_fb->base;
  371. }
  372. static const struct drm_mode_config_funcs virtio_gpu_mode_funcs = {
  373. .fb_create = virtio_gpu_user_framebuffer_create,
  374. .atomic_check = drm_atomic_helper_check,
  375. .atomic_commit = drm_atomic_helper_commit,
  376. };
  377. int virtio_gpu_modeset_init(struct virtio_gpu_device *vgdev)
  378. {
  379. int i;
  380. drm_mode_config_init(vgdev->ddev);
  381. vgdev->ddev->mode_config.funcs = (void *)&virtio_gpu_mode_funcs;
  382. /* modes will be validated against the framebuffer size */
  383. vgdev->ddev->mode_config.min_width = XRES_MIN;
  384. vgdev->ddev->mode_config.min_height = YRES_MIN;
  385. vgdev->ddev->mode_config.max_width = XRES_MAX;
  386. vgdev->ddev->mode_config.max_height = YRES_MAX;
  387. for (i = 0 ; i < vgdev->num_scanouts; ++i)
  388. vgdev_output_init(vgdev, i);
  389. drm_mode_config_reset(vgdev->ddev);
  390. return 0;
  391. }
  392. void virtio_gpu_modeset_fini(struct virtio_gpu_device *vgdev)
  393. {
  394. virtio_gpu_fbdev_fini(vgdev);
  395. drm_mode_config_cleanup(vgdev->ddev);
  396. }