intel_panel.c 47 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600
  1. /*
  2. * Copyright © 2006-2010 Intel Corporation
  3. * Copyright (c) 2006 Dave Airlie <airlied@linux.ie>
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining a
  6. * copy of this software and associated documentation files (the "Software"),
  7. * to deal in the Software without restriction, including without limitation
  8. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  9. * and/or sell copies of the Software, and to permit persons to whom the
  10. * Software is furnished to do so, subject to the following conditions:
  11. *
  12. * The above copyright notice and this permission notice (including the next
  13. * paragraph) shall be included in all copies or substantial portions of the
  14. * Software.
  15. *
  16. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  19. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  21. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  22. * DEALINGS IN THE SOFTWARE.
  23. *
  24. * Authors:
  25. * Eric Anholt <eric@anholt.net>
  26. * Dave Airlie <airlied@linux.ie>
  27. * Jesse Barnes <jesse.barnes@intel.com>
  28. * Chris Wilson <chris@chris-wilson.co.uk>
  29. */
  30. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  31. #include <linux/kernel.h>
  32. #include <linux/moduleparam.h>
  33. #include <linux/pwm.h>
  34. #include "intel_drv.h"
  35. #define CRC_PMIC_PWM_PERIOD_NS 21333
  36. void
  37. intel_fixed_panel_mode(const struct drm_display_mode *fixed_mode,
  38. struct drm_display_mode *adjusted_mode)
  39. {
  40. drm_mode_copy(adjusted_mode, fixed_mode);
  41. drm_mode_set_crtcinfo(adjusted_mode, 0);
  42. }
  43. /**
  44. * intel_find_panel_downclock - find the reduced downclock for LVDS in EDID
  45. * @dev: drm device
  46. * @fixed_mode : panel native mode
  47. * @connector: LVDS/eDP connector
  48. *
  49. * Return downclock_avail
  50. * Find the reduced downclock for LVDS/eDP in EDID.
  51. */
  52. struct drm_display_mode *
  53. intel_find_panel_downclock(struct drm_device *dev,
  54. struct drm_display_mode *fixed_mode,
  55. struct drm_connector *connector)
  56. {
  57. struct drm_display_mode *scan, *tmp_mode;
  58. int temp_downclock;
  59. temp_downclock = fixed_mode->clock;
  60. tmp_mode = NULL;
  61. list_for_each_entry(scan, &connector->probed_modes, head) {
  62. /*
  63. * If one mode has the same resolution with the fixed_panel
  64. * mode while they have the different refresh rate, it means
  65. * that the reduced downclock is found. In such
  66. * case we can set the different FPx0/1 to dynamically select
  67. * between low and high frequency.
  68. */
  69. if (scan->hdisplay == fixed_mode->hdisplay &&
  70. scan->hsync_start == fixed_mode->hsync_start &&
  71. scan->hsync_end == fixed_mode->hsync_end &&
  72. scan->htotal == fixed_mode->htotal &&
  73. scan->vdisplay == fixed_mode->vdisplay &&
  74. scan->vsync_start == fixed_mode->vsync_start &&
  75. scan->vsync_end == fixed_mode->vsync_end &&
  76. scan->vtotal == fixed_mode->vtotal) {
  77. if (scan->clock < temp_downclock) {
  78. /*
  79. * The downclock is already found. But we
  80. * expect to find the lower downclock.
  81. */
  82. temp_downclock = scan->clock;
  83. tmp_mode = scan;
  84. }
  85. }
  86. }
  87. if (temp_downclock < fixed_mode->clock)
  88. return drm_mode_duplicate(dev, tmp_mode);
  89. else
  90. return NULL;
  91. }
  92. /* adjusted_mode has been preset to be the panel's fixed mode */
  93. void
  94. intel_pch_panel_fitting(struct intel_crtc *intel_crtc,
  95. struct intel_crtc_state *pipe_config,
  96. int fitting_mode)
  97. {
  98. struct drm_display_mode *adjusted_mode;
  99. int x, y, width, height;
  100. adjusted_mode = &pipe_config->base.adjusted_mode;
  101. x = y = width = height = 0;
  102. /* Native modes don't need fitting */
  103. if (adjusted_mode->hdisplay == pipe_config->pipe_src_w &&
  104. adjusted_mode->vdisplay == pipe_config->pipe_src_h)
  105. goto done;
  106. switch (fitting_mode) {
  107. case DRM_MODE_SCALE_CENTER:
  108. width = pipe_config->pipe_src_w;
  109. height = pipe_config->pipe_src_h;
  110. x = (adjusted_mode->hdisplay - width + 1)/2;
  111. y = (adjusted_mode->vdisplay - height + 1)/2;
  112. break;
  113. case DRM_MODE_SCALE_ASPECT:
  114. /* Scale but preserve the aspect ratio */
  115. {
  116. u32 scaled_width = adjusted_mode->hdisplay
  117. * pipe_config->pipe_src_h;
  118. u32 scaled_height = pipe_config->pipe_src_w
  119. * adjusted_mode->vdisplay;
  120. if (scaled_width > scaled_height) { /* pillar */
  121. width = scaled_height / pipe_config->pipe_src_h;
  122. if (width & 1)
  123. width++;
  124. x = (adjusted_mode->hdisplay - width + 1) / 2;
  125. y = 0;
  126. height = adjusted_mode->vdisplay;
  127. } else if (scaled_width < scaled_height) { /* letter */
  128. height = scaled_width / pipe_config->pipe_src_w;
  129. if (height & 1)
  130. height++;
  131. y = (adjusted_mode->vdisplay - height + 1) / 2;
  132. x = 0;
  133. width = adjusted_mode->hdisplay;
  134. } else {
  135. x = y = 0;
  136. width = adjusted_mode->hdisplay;
  137. height = adjusted_mode->vdisplay;
  138. }
  139. }
  140. break;
  141. case DRM_MODE_SCALE_FULLSCREEN:
  142. x = y = 0;
  143. width = adjusted_mode->hdisplay;
  144. height = adjusted_mode->vdisplay;
  145. break;
  146. default:
  147. WARN(1, "bad panel fit mode: %d\n", fitting_mode);
  148. return;
  149. }
  150. done:
  151. pipe_config->pch_pfit.pos = (x << 16) | y;
  152. pipe_config->pch_pfit.size = (width << 16) | height;
  153. pipe_config->pch_pfit.enabled = pipe_config->pch_pfit.size != 0;
  154. }
  155. static void
  156. centre_horizontally(struct drm_display_mode *mode,
  157. int width)
  158. {
  159. u32 border, sync_pos, blank_width, sync_width;
  160. /* keep the hsync and hblank widths constant */
  161. sync_width = mode->crtc_hsync_end - mode->crtc_hsync_start;
  162. blank_width = mode->crtc_hblank_end - mode->crtc_hblank_start;
  163. sync_pos = (blank_width - sync_width + 1) / 2;
  164. border = (mode->hdisplay - width + 1) / 2;
  165. border += border & 1; /* make the border even */
  166. mode->crtc_hdisplay = width;
  167. mode->crtc_hblank_start = width + border;
  168. mode->crtc_hblank_end = mode->crtc_hblank_start + blank_width;
  169. mode->crtc_hsync_start = mode->crtc_hblank_start + sync_pos;
  170. mode->crtc_hsync_end = mode->crtc_hsync_start + sync_width;
  171. }
  172. static void
  173. centre_vertically(struct drm_display_mode *mode,
  174. int height)
  175. {
  176. u32 border, sync_pos, blank_width, sync_width;
  177. /* keep the vsync and vblank widths constant */
  178. sync_width = mode->crtc_vsync_end - mode->crtc_vsync_start;
  179. blank_width = mode->crtc_vblank_end - mode->crtc_vblank_start;
  180. sync_pos = (blank_width - sync_width + 1) / 2;
  181. border = (mode->vdisplay - height + 1) / 2;
  182. mode->crtc_vdisplay = height;
  183. mode->crtc_vblank_start = height + border;
  184. mode->crtc_vblank_end = mode->crtc_vblank_start + blank_width;
  185. mode->crtc_vsync_start = mode->crtc_vblank_start + sync_pos;
  186. mode->crtc_vsync_end = mode->crtc_vsync_start + sync_width;
  187. }
  188. static inline u32 panel_fitter_scaling(u32 source, u32 target)
  189. {
  190. /*
  191. * Floating point operation is not supported. So the FACTOR
  192. * is defined, which can avoid the floating point computation
  193. * when calculating the panel ratio.
  194. */
  195. #define ACCURACY 12
  196. #define FACTOR (1 << ACCURACY)
  197. u32 ratio = source * FACTOR / target;
  198. return (FACTOR * ratio + FACTOR/2) / FACTOR;
  199. }
  200. static void i965_scale_aspect(struct intel_crtc_state *pipe_config,
  201. u32 *pfit_control)
  202. {
  203. struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode;
  204. u32 scaled_width = adjusted_mode->hdisplay *
  205. pipe_config->pipe_src_h;
  206. u32 scaled_height = pipe_config->pipe_src_w *
  207. adjusted_mode->vdisplay;
  208. /* 965+ is easy, it does everything in hw */
  209. if (scaled_width > scaled_height)
  210. *pfit_control |= PFIT_ENABLE |
  211. PFIT_SCALING_PILLAR;
  212. else if (scaled_width < scaled_height)
  213. *pfit_control |= PFIT_ENABLE |
  214. PFIT_SCALING_LETTER;
  215. else if (adjusted_mode->hdisplay != pipe_config->pipe_src_w)
  216. *pfit_control |= PFIT_ENABLE | PFIT_SCALING_AUTO;
  217. }
  218. static void i9xx_scale_aspect(struct intel_crtc_state *pipe_config,
  219. u32 *pfit_control, u32 *pfit_pgm_ratios,
  220. u32 *border)
  221. {
  222. struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode;
  223. u32 scaled_width = adjusted_mode->hdisplay *
  224. pipe_config->pipe_src_h;
  225. u32 scaled_height = pipe_config->pipe_src_w *
  226. adjusted_mode->vdisplay;
  227. u32 bits;
  228. /*
  229. * For earlier chips we have to calculate the scaling
  230. * ratio by hand and program it into the
  231. * PFIT_PGM_RATIO register
  232. */
  233. if (scaled_width > scaled_height) { /* pillar */
  234. centre_horizontally(adjusted_mode,
  235. scaled_height /
  236. pipe_config->pipe_src_h);
  237. *border = LVDS_BORDER_ENABLE;
  238. if (pipe_config->pipe_src_h != adjusted_mode->vdisplay) {
  239. bits = panel_fitter_scaling(pipe_config->pipe_src_h,
  240. adjusted_mode->vdisplay);
  241. *pfit_pgm_ratios |= (bits << PFIT_HORIZ_SCALE_SHIFT |
  242. bits << PFIT_VERT_SCALE_SHIFT);
  243. *pfit_control |= (PFIT_ENABLE |
  244. VERT_INTERP_BILINEAR |
  245. HORIZ_INTERP_BILINEAR);
  246. }
  247. } else if (scaled_width < scaled_height) { /* letter */
  248. centre_vertically(adjusted_mode,
  249. scaled_width /
  250. pipe_config->pipe_src_w);
  251. *border = LVDS_BORDER_ENABLE;
  252. if (pipe_config->pipe_src_w != adjusted_mode->hdisplay) {
  253. bits = panel_fitter_scaling(pipe_config->pipe_src_w,
  254. adjusted_mode->hdisplay);
  255. *pfit_pgm_ratios |= (bits << PFIT_HORIZ_SCALE_SHIFT |
  256. bits << PFIT_VERT_SCALE_SHIFT);
  257. *pfit_control |= (PFIT_ENABLE |
  258. VERT_INTERP_BILINEAR |
  259. HORIZ_INTERP_BILINEAR);
  260. }
  261. } else {
  262. /* Aspects match, Let hw scale both directions */
  263. *pfit_control |= (PFIT_ENABLE |
  264. VERT_AUTO_SCALE | HORIZ_AUTO_SCALE |
  265. VERT_INTERP_BILINEAR |
  266. HORIZ_INTERP_BILINEAR);
  267. }
  268. }
  269. void intel_gmch_panel_fitting(struct intel_crtc *intel_crtc,
  270. struct intel_crtc_state *pipe_config,
  271. int fitting_mode)
  272. {
  273. struct drm_device *dev = intel_crtc->base.dev;
  274. u32 pfit_control = 0, pfit_pgm_ratios = 0, border = 0;
  275. struct drm_display_mode *adjusted_mode;
  276. adjusted_mode = &pipe_config->base.adjusted_mode;
  277. /* Native modes don't need fitting */
  278. if (adjusted_mode->hdisplay == pipe_config->pipe_src_w &&
  279. adjusted_mode->vdisplay == pipe_config->pipe_src_h)
  280. goto out;
  281. switch (fitting_mode) {
  282. case DRM_MODE_SCALE_CENTER:
  283. /*
  284. * For centered modes, we have to calculate border widths &
  285. * heights and modify the values programmed into the CRTC.
  286. */
  287. centre_horizontally(adjusted_mode, pipe_config->pipe_src_w);
  288. centre_vertically(adjusted_mode, pipe_config->pipe_src_h);
  289. border = LVDS_BORDER_ENABLE;
  290. break;
  291. case DRM_MODE_SCALE_ASPECT:
  292. /* Scale but preserve the aspect ratio */
  293. if (INTEL_INFO(dev)->gen >= 4)
  294. i965_scale_aspect(pipe_config, &pfit_control);
  295. else
  296. i9xx_scale_aspect(pipe_config, &pfit_control,
  297. &pfit_pgm_ratios, &border);
  298. break;
  299. case DRM_MODE_SCALE_FULLSCREEN:
  300. /*
  301. * Full scaling, even if it changes the aspect ratio.
  302. * Fortunately this is all done for us in hw.
  303. */
  304. if (pipe_config->pipe_src_h != adjusted_mode->vdisplay ||
  305. pipe_config->pipe_src_w != adjusted_mode->hdisplay) {
  306. pfit_control |= PFIT_ENABLE;
  307. if (INTEL_INFO(dev)->gen >= 4)
  308. pfit_control |= PFIT_SCALING_AUTO;
  309. else
  310. pfit_control |= (VERT_AUTO_SCALE |
  311. VERT_INTERP_BILINEAR |
  312. HORIZ_AUTO_SCALE |
  313. HORIZ_INTERP_BILINEAR);
  314. }
  315. break;
  316. default:
  317. WARN(1, "bad panel fit mode: %d\n", fitting_mode);
  318. return;
  319. }
  320. /* 965+ wants fuzzy fitting */
  321. /* FIXME: handle multiple panels by failing gracefully */
  322. if (INTEL_INFO(dev)->gen >= 4)
  323. pfit_control |= ((intel_crtc->pipe << PFIT_PIPE_SHIFT) |
  324. PFIT_FILTER_FUZZY);
  325. out:
  326. if ((pfit_control & PFIT_ENABLE) == 0) {
  327. pfit_control = 0;
  328. pfit_pgm_ratios = 0;
  329. }
  330. /* Make sure pre-965 set dither correctly for 18bpp panels. */
  331. if (INTEL_INFO(dev)->gen < 4 && pipe_config->pipe_bpp == 18)
  332. pfit_control |= PANEL_8TO6_DITHER_ENABLE;
  333. pipe_config->gmch_pfit.control = pfit_control;
  334. pipe_config->gmch_pfit.pgm_ratios = pfit_pgm_ratios;
  335. pipe_config->gmch_pfit.lvds_border_bits = border;
  336. }
  337. enum drm_connector_status
  338. intel_panel_detect(struct drm_device *dev)
  339. {
  340. struct drm_i915_private *dev_priv = dev->dev_private;
  341. /* Assume that the BIOS does not lie through the OpRegion... */
  342. if (!i915.panel_ignore_lid && dev_priv->opregion.lid_state) {
  343. return ioread32(dev_priv->opregion.lid_state) & 0x1 ?
  344. connector_status_connected :
  345. connector_status_disconnected;
  346. }
  347. switch (i915.panel_ignore_lid) {
  348. case -2:
  349. return connector_status_connected;
  350. case -1:
  351. return connector_status_disconnected;
  352. default:
  353. return connector_status_unknown;
  354. }
  355. }
  356. /**
  357. * scale - scale values from one range to another
  358. *
  359. * @source_val: value in range [@source_min..@source_max]
  360. *
  361. * Return @source_val in range [@source_min..@source_max] scaled to range
  362. * [@target_min..@target_max].
  363. */
  364. static uint32_t scale(uint32_t source_val,
  365. uint32_t source_min, uint32_t source_max,
  366. uint32_t target_min, uint32_t target_max)
  367. {
  368. uint64_t target_val;
  369. WARN_ON(source_min > source_max);
  370. WARN_ON(target_min > target_max);
  371. /* defensive */
  372. source_val = clamp(source_val, source_min, source_max);
  373. /* avoid overflows */
  374. target_val = DIV_ROUND_CLOSEST_ULL((uint64_t)(source_val - source_min) *
  375. (target_max - target_min), source_max - source_min);
  376. target_val += target_min;
  377. return target_val;
  378. }
  379. /* Scale user_level in range [0..user_max] to [hw_min..hw_max]. */
  380. static inline u32 scale_user_to_hw(struct intel_connector *connector,
  381. u32 user_level, u32 user_max)
  382. {
  383. struct intel_panel *panel = &connector->panel;
  384. return scale(user_level, 0, user_max,
  385. panel->backlight.min, panel->backlight.max);
  386. }
  387. /* Scale user_level in range [0..user_max] to [0..hw_max], clamping the result
  388. * to [hw_min..hw_max]. */
  389. static inline u32 clamp_user_to_hw(struct intel_connector *connector,
  390. u32 user_level, u32 user_max)
  391. {
  392. struct intel_panel *panel = &connector->panel;
  393. u32 hw_level;
  394. hw_level = scale(user_level, 0, user_max, 0, panel->backlight.max);
  395. hw_level = clamp(hw_level, panel->backlight.min, panel->backlight.max);
  396. return hw_level;
  397. }
  398. /* Scale hw_level in range [hw_min..hw_max] to [0..user_max]. */
  399. static inline u32 scale_hw_to_user(struct intel_connector *connector,
  400. u32 hw_level, u32 user_max)
  401. {
  402. struct intel_panel *panel = &connector->panel;
  403. return scale(hw_level, panel->backlight.min, panel->backlight.max,
  404. 0, user_max);
  405. }
  406. static u32 intel_panel_compute_brightness(struct intel_connector *connector,
  407. u32 val)
  408. {
  409. struct drm_device *dev = connector->base.dev;
  410. struct drm_i915_private *dev_priv = dev->dev_private;
  411. struct intel_panel *panel = &connector->panel;
  412. WARN_ON(panel->backlight.max == 0);
  413. if (i915.invert_brightness < 0)
  414. return val;
  415. if (i915.invert_brightness > 0 ||
  416. dev_priv->quirks & QUIRK_INVERT_BRIGHTNESS) {
  417. return panel->backlight.max - val;
  418. }
  419. return val;
  420. }
  421. static u32 bdw_get_backlight(struct intel_connector *connector)
  422. {
  423. struct drm_device *dev = connector->base.dev;
  424. struct drm_i915_private *dev_priv = dev->dev_private;
  425. return I915_READ(BLC_PWM_PCH_CTL2) & BACKLIGHT_DUTY_CYCLE_MASK;
  426. }
  427. static u32 pch_get_backlight(struct intel_connector *connector)
  428. {
  429. struct drm_device *dev = connector->base.dev;
  430. struct drm_i915_private *dev_priv = dev->dev_private;
  431. return I915_READ(BLC_PWM_CPU_CTL) & BACKLIGHT_DUTY_CYCLE_MASK;
  432. }
  433. static u32 i9xx_get_backlight(struct intel_connector *connector)
  434. {
  435. struct drm_device *dev = connector->base.dev;
  436. struct drm_i915_private *dev_priv = dev->dev_private;
  437. struct intel_panel *panel = &connector->panel;
  438. u32 val;
  439. val = I915_READ(BLC_PWM_CTL) & BACKLIGHT_DUTY_CYCLE_MASK;
  440. if (INTEL_INFO(dev)->gen < 4)
  441. val >>= 1;
  442. if (panel->backlight.combination_mode) {
  443. u8 lbpc;
  444. pci_read_config_byte(dev->pdev, PCI_LBPC, &lbpc);
  445. val *= lbpc;
  446. }
  447. return val;
  448. }
  449. static u32 _vlv_get_backlight(struct drm_device *dev, enum pipe pipe)
  450. {
  451. struct drm_i915_private *dev_priv = dev->dev_private;
  452. if (WARN_ON(pipe != PIPE_A && pipe != PIPE_B))
  453. return 0;
  454. return I915_READ(VLV_BLC_PWM_CTL(pipe)) & BACKLIGHT_DUTY_CYCLE_MASK;
  455. }
  456. static u32 vlv_get_backlight(struct intel_connector *connector)
  457. {
  458. struct drm_device *dev = connector->base.dev;
  459. enum pipe pipe = intel_get_pipe_from_connector(connector);
  460. return _vlv_get_backlight(dev, pipe);
  461. }
  462. static u32 bxt_get_backlight(struct intel_connector *connector)
  463. {
  464. struct drm_device *dev = connector->base.dev;
  465. struct drm_i915_private *dev_priv = dev->dev_private;
  466. return I915_READ(BXT_BLC_PWM_DUTY1);
  467. }
  468. static u32 pwm_get_backlight(struct intel_connector *connector)
  469. {
  470. struct intel_panel *panel = &connector->panel;
  471. int duty_ns;
  472. duty_ns = pwm_get_duty_cycle(panel->backlight.pwm);
  473. return DIV_ROUND_UP(duty_ns * 100, CRC_PMIC_PWM_PERIOD_NS);
  474. }
  475. static u32 intel_panel_get_backlight(struct intel_connector *connector)
  476. {
  477. struct drm_device *dev = connector->base.dev;
  478. struct drm_i915_private *dev_priv = dev->dev_private;
  479. struct intel_panel *panel = &connector->panel;
  480. u32 val = 0;
  481. mutex_lock(&dev_priv->backlight_lock);
  482. if (panel->backlight.enabled) {
  483. val = dev_priv->display.get_backlight(connector);
  484. val = intel_panel_compute_brightness(connector, val);
  485. }
  486. mutex_unlock(&dev_priv->backlight_lock);
  487. DRM_DEBUG_DRIVER("get backlight PWM = %d\n", val);
  488. return val;
  489. }
  490. static void bdw_set_backlight(struct intel_connector *connector, u32 level)
  491. {
  492. struct drm_device *dev = connector->base.dev;
  493. struct drm_i915_private *dev_priv = dev->dev_private;
  494. u32 val = I915_READ(BLC_PWM_PCH_CTL2) & ~BACKLIGHT_DUTY_CYCLE_MASK;
  495. I915_WRITE(BLC_PWM_PCH_CTL2, val | level);
  496. }
  497. static void pch_set_backlight(struct intel_connector *connector, u32 level)
  498. {
  499. struct drm_device *dev = connector->base.dev;
  500. struct drm_i915_private *dev_priv = dev->dev_private;
  501. u32 tmp;
  502. tmp = I915_READ(BLC_PWM_CPU_CTL) & ~BACKLIGHT_DUTY_CYCLE_MASK;
  503. I915_WRITE(BLC_PWM_CPU_CTL, tmp | level);
  504. }
  505. static void i9xx_set_backlight(struct intel_connector *connector, u32 level)
  506. {
  507. struct drm_device *dev = connector->base.dev;
  508. struct drm_i915_private *dev_priv = dev->dev_private;
  509. struct intel_panel *panel = &connector->panel;
  510. u32 tmp, mask;
  511. WARN_ON(panel->backlight.max == 0);
  512. if (panel->backlight.combination_mode) {
  513. u8 lbpc;
  514. lbpc = level * 0xfe / panel->backlight.max + 1;
  515. level /= lbpc;
  516. pci_write_config_byte(dev->pdev, PCI_LBPC, lbpc);
  517. }
  518. if (IS_GEN4(dev)) {
  519. mask = BACKLIGHT_DUTY_CYCLE_MASK;
  520. } else {
  521. level <<= 1;
  522. mask = BACKLIGHT_DUTY_CYCLE_MASK_PNV;
  523. }
  524. tmp = I915_READ(BLC_PWM_CTL) & ~mask;
  525. I915_WRITE(BLC_PWM_CTL, tmp | level);
  526. }
  527. static void vlv_set_backlight(struct intel_connector *connector, u32 level)
  528. {
  529. struct drm_device *dev = connector->base.dev;
  530. struct drm_i915_private *dev_priv = dev->dev_private;
  531. enum pipe pipe = intel_get_pipe_from_connector(connector);
  532. u32 tmp;
  533. if (WARN_ON(pipe != PIPE_A && pipe != PIPE_B))
  534. return;
  535. tmp = I915_READ(VLV_BLC_PWM_CTL(pipe)) & ~BACKLIGHT_DUTY_CYCLE_MASK;
  536. I915_WRITE(VLV_BLC_PWM_CTL(pipe), tmp | level);
  537. }
  538. static void bxt_set_backlight(struct intel_connector *connector, u32 level)
  539. {
  540. struct drm_device *dev = connector->base.dev;
  541. struct drm_i915_private *dev_priv = dev->dev_private;
  542. I915_WRITE(BXT_BLC_PWM_DUTY1, level);
  543. }
  544. static void pwm_set_backlight(struct intel_connector *connector, u32 level)
  545. {
  546. struct intel_panel *panel = &connector->panel;
  547. int duty_ns = DIV_ROUND_UP(level * CRC_PMIC_PWM_PERIOD_NS, 100);
  548. pwm_config(panel->backlight.pwm, duty_ns, CRC_PMIC_PWM_PERIOD_NS);
  549. }
  550. static void
  551. intel_panel_actually_set_backlight(struct intel_connector *connector, u32 level)
  552. {
  553. struct drm_device *dev = connector->base.dev;
  554. struct drm_i915_private *dev_priv = dev->dev_private;
  555. DRM_DEBUG_DRIVER("set backlight PWM = %d\n", level);
  556. level = intel_panel_compute_brightness(connector, level);
  557. dev_priv->display.set_backlight(connector, level);
  558. }
  559. /* set backlight brightness to level in range [0..max], scaling wrt hw min */
  560. static void intel_panel_set_backlight(struct intel_connector *connector,
  561. u32 user_level, u32 user_max)
  562. {
  563. struct drm_device *dev = connector->base.dev;
  564. struct drm_i915_private *dev_priv = dev->dev_private;
  565. struct intel_panel *panel = &connector->panel;
  566. u32 hw_level;
  567. if (!panel->backlight.present)
  568. return;
  569. mutex_lock(&dev_priv->backlight_lock);
  570. WARN_ON(panel->backlight.max == 0);
  571. hw_level = scale_user_to_hw(connector, user_level, user_max);
  572. panel->backlight.level = hw_level;
  573. if (panel->backlight.enabled)
  574. intel_panel_actually_set_backlight(connector, hw_level);
  575. mutex_unlock(&dev_priv->backlight_lock);
  576. }
  577. /* set backlight brightness to level in range [0..max], assuming hw min is
  578. * respected.
  579. */
  580. void intel_panel_set_backlight_acpi(struct intel_connector *connector,
  581. u32 user_level, u32 user_max)
  582. {
  583. struct drm_device *dev = connector->base.dev;
  584. struct drm_i915_private *dev_priv = dev->dev_private;
  585. struct intel_panel *panel = &connector->panel;
  586. enum pipe pipe = intel_get_pipe_from_connector(connector);
  587. u32 hw_level;
  588. /*
  589. * INVALID_PIPE may occur during driver init because
  590. * connection_mutex isn't held across the entire backlight
  591. * setup + modeset readout, and the BIOS can issue the
  592. * requests at any time.
  593. */
  594. if (!panel->backlight.present || pipe == INVALID_PIPE)
  595. return;
  596. mutex_lock(&dev_priv->backlight_lock);
  597. WARN_ON(panel->backlight.max == 0);
  598. hw_level = clamp_user_to_hw(connector, user_level, user_max);
  599. panel->backlight.level = hw_level;
  600. if (panel->backlight.device)
  601. panel->backlight.device->props.brightness =
  602. scale_hw_to_user(connector,
  603. panel->backlight.level,
  604. panel->backlight.device->props.max_brightness);
  605. if (panel->backlight.enabled)
  606. intel_panel_actually_set_backlight(connector, hw_level);
  607. mutex_unlock(&dev_priv->backlight_lock);
  608. }
  609. static void pch_disable_backlight(struct intel_connector *connector)
  610. {
  611. struct drm_device *dev = connector->base.dev;
  612. struct drm_i915_private *dev_priv = dev->dev_private;
  613. u32 tmp;
  614. intel_panel_actually_set_backlight(connector, 0);
  615. tmp = I915_READ(BLC_PWM_CPU_CTL2);
  616. I915_WRITE(BLC_PWM_CPU_CTL2, tmp & ~BLM_PWM_ENABLE);
  617. tmp = I915_READ(BLC_PWM_PCH_CTL1);
  618. I915_WRITE(BLC_PWM_PCH_CTL1, tmp & ~BLM_PCH_PWM_ENABLE);
  619. }
  620. static void i9xx_disable_backlight(struct intel_connector *connector)
  621. {
  622. intel_panel_actually_set_backlight(connector, 0);
  623. }
  624. static void i965_disable_backlight(struct intel_connector *connector)
  625. {
  626. struct drm_device *dev = connector->base.dev;
  627. struct drm_i915_private *dev_priv = dev->dev_private;
  628. u32 tmp;
  629. intel_panel_actually_set_backlight(connector, 0);
  630. tmp = I915_READ(BLC_PWM_CTL2);
  631. I915_WRITE(BLC_PWM_CTL2, tmp & ~BLM_PWM_ENABLE);
  632. }
  633. static void vlv_disable_backlight(struct intel_connector *connector)
  634. {
  635. struct drm_device *dev = connector->base.dev;
  636. struct drm_i915_private *dev_priv = dev->dev_private;
  637. enum pipe pipe = intel_get_pipe_from_connector(connector);
  638. u32 tmp;
  639. if (WARN_ON(pipe != PIPE_A && pipe != PIPE_B))
  640. return;
  641. intel_panel_actually_set_backlight(connector, 0);
  642. tmp = I915_READ(VLV_BLC_PWM_CTL2(pipe));
  643. I915_WRITE(VLV_BLC_PWM_CTL2(pipe), tmp & ~BLM_PWM_ENABLE);
  644. }
  645. static void bxt_disable_backlight(struct intel_connector *connector)
  646. {
  647. struct drm_device *dev = connector->base.dev;
  648. struct drm_i915_private *dev_priv = dev->dev_private;
  649. u32 tmp;
  650. intel_panel_actually_set_backlight(connector, 0);
  651. tmp = I915_READ(BXT_BLC_PWM_CTL1);
  652. I915_WRITE(BXT_BLC_PWM_CTL1, tmp & ~BXT_BLC_PWM_ENABLE);
  653. }
  654. static void pwm_disable_backlight(struct intel_connector *connector)
  655. {
  656. struct intel_panel *panel = &connector->panel;
  657. /* Disable the backlight */
  658. pwm_config(panel->backlight.pwm, 0, CRC_PMIC_PWM_PERIOD_NS);
  659. usleep_range(2000, 3000);
  660. pwm_disable(panel->backlight.pwm);
  661. }
  662. void intel_panel_disable_backlight(struct intel_connector *connector)
  663. {
  664. struct drm_device *dev = connector->base.dev;
  665. struct drm_i915_private *dev_priv = dev->dev_private;
  666. struct intel_panel *panel = &connector->panel;
  667. if (!panel->backlight.present)
  668. return;
  669. /*
  670. * Do not disable backlight on the vgaswitcheroo path. When switching
  671. * away from i915, the other client may depend on i915 to handle the
  672. * backlight. This will leave the backlight on unnecessarily when
  673. * another client is not activated.
  674. */
  675. if (dev->switch_power_state == DRM_SWITCH_POWER_CHANGING) {
  676. DRM_DEBUG_DRIVER("Skipping backlight disable on vga switch\n");
  677. return;
  678. }
  679. mutex_lock(&dev_priv->backlight_lock);
  680. if (panel->backlight.device)
  681. panel->backlight.device->props.power = FB_BLANK_POWERDOWN;
  682. panel->backlight.enabled = false;
  683. dev_priv->display.disable_backlight(connector);
  684. mutex_unlock(&dev_priv->backlight_lock);
  685. }
  686. static void bdw_enable_backlight(struct intel_connector *connector)
  687. {
  688. struct drm_device *dev = connector->base.dev;
  689. struct drm_i915_private *dev_priv = dev->dev_private;
  690. struct intel_panel *panel = &connector->panel;
  691. u32 pch_ctl1, pch_ctl2;
  692. pch_ctl1 = I915_READ(BLC_PWM_PCH_CTL1);
  693. if (pch_ctl1 & BLM_PCH_PWM_ENABLE) {
  694. DRM_DEBUG_KMS("pch backlight already enabled\n");
  695. pch_ctl1 &= ~BLM_PCH_PWM_ENABLE;
  696. I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1);
  697. }
  698. pch_ctl2 = panel->backlight.max << 16;
  699. I915_WRITE(BLC_PWM_PCH_CTL2, pch_ctl2);
  700. pch_ctl1 = 0;
  701. if (panel->backlight.active_low_pwm)
  702. pch_ctl1 |= BLM_PCH_POLARITY;
  703. /* After LPT, override is the default. */
  704. if (HAS_PCH_LPT(dev_priv))
  705. pch_ctl1 |= BLM_PCH_OVERRIDE_ENABLE;
  706. I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1);
  707. POSTING_READ(BLC_PWM_PCH_CTL1);
  708. I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1 | BLM_PCH_PWM_ENABLE);
  709. /* This won't stick until the above enable. */
  710. intel_panel_actually_set_backlight(connector, panel->backlight.level);
  711. }
  712. static void pch_enable_backlight(struct intel_connector *connector)
  713. {
  714. struct drm_device *dev = connector->base.dev;
  715. struct drm_i915_private *dev_priv = dev->dev_private;
  716. struct intel_panel *panel = &connector->panel;
  717. enum pipe pipe = intel_get_pipe_from_connector(connector);
  718. enum transcoder cpu_transcoder =
  719. intel_pipe_to_cpu_transcoder(dev_priv, pipe);
  720. u32 cpu_ctl2, pch_ctl1, pch_ctl2;
  721. cpu_ctl2 = I915_READ(BLC_PWM_CPU_CTL2);
  722. if (cpu_ctl2 & BLM_PWM_ENABLE) {
  723. DRM_DEBUG_KMS("cpu backlight already enabled\n");
  724. cpu_ctl2 &= ~BLM_PWM_ENABLE;
  725. I915_WRITE(BLC_PWM_CPU_CTL2, cpu_ctl2);
  726. }
  727. pch_ctl1 = I915_READ(BLC_PWM_PCH_CTL1);
  728. if (pch_ctl1 & BLM_PCH_PWM_ENABLE) {
  729. DRM_DEBUG_KMS("pch backlight already enabled\n");
  730. pch_ctl1 &= ~BLM_PCH_PWM_ENABLE;
  731. I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1);
  732. }
  733. if (cpu_transcoder == TRANSCODER_EDP)
  734. cpu_ctl2 = BLM_TRANSCODER_EDP;
  735. else
  736. cpu_ctl2 = BLM_PIPE(cpu_transcoder);
  737. I915_WRITE(BLC_PWM_CPU_CTL2, cpu_ctl2);
  738. POSTING_READ(BLC_PWM_CPU_CTL2);
  739. I915_WRITE(BLC_PWM_CPU_CTL2, cpu_ctl2 | BLM_PWM_ENABLE);
  740. /* This won't stick until the above enable. */
  741. intel_panel_actually_set_backlight(connector, panel->backlight.level);
  742. pch_ctl2 = panel->backlight.max << 16;
  743. I915_WRITE(BLC_PWM_PCH_CTL2, pch_ctl2);
  744. pch_ctl1 = 0;
  745. if (panel->backlight.active_low_pwm)
  746. pch_ctl1 |= BLM_PCH_POLARITY;
  747. I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1);
  748. POSTING_READ(BLC_PWM_PCH_CTL1);
  749. I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1 | BLM_PCH_PWM_ENABLE);
  750. }
  751. static void i9xx_enable_backlight(struct intel_connector *connector)
  752. {
  753. struct drm_device *dev = connector->base.dev;
  754. struct drm_i915_private *dev_priv = dev->dev_private;
  755. struct intel_panel *panel = &connector->panel;
  756. u32 ctl, freq;
  757. ctl = I915_READ(BLC_PWM_CTL);
  758. if (ctl & BACKLIGHT_DUTY_CYCLE_MASK_PNV) {
  759. DRM_DEBUG_KMS("backlight already enabled\n");
  760. I915_WRITE(BLC_PWM_CTL, 0);
  761. }
  762. freq = panel->backlight.max;
  763. if (panel->backlight.combination_mode)
  764. freq /= 0xff;
  765. ctl = freq << 17;
  766. if (panel->backlight.combination_mode)
  767. ctl |= BLM_LEGACY_MODE;
  768. if (IS_PINEVIEW(dev) && panel->backlight.active_low_pwm)
  769. ctl |= BLM_POLARITY_PNV;
  770. I915_WRITE(BLC_PWM_CTL, ctl);
  771. POSTING_READ(BLC_PWM_CTL);
  772. /* XXX: combine this into above write? */
  773. intel_panel_actually_set_backlight(connector, panel->backlight.level);
  774. /*
  775. * Needed to enable backlight on some 855gm models. BLC_HIST_CTL is
  776. * 855gm only, but checking for gen2 is safe, as 855gm is the only gen2
  777. * that has backlight.
  778. */
  779. if (IS_GEN2(dev))
  780. I915_WRITE(BLC_HIST_CTL, BLM_HISTOGRAM_ENABLE);
  781. }
  782. static void i965_enable_backlight(struct intel_connector *connector)
  783. {
  784. struct drm_device *dev = connector->base.dev;
  785. struct drm_i915_private *dev_priv = dev->dev_private;
  786. struct intel_panel *panel = &connector->panel;
  787. enum pipe pipe = intel_get_pipe_from_connector(connector);
  788. u32 ctl, ctl2, freq;
  789. ctl2 = I915_READ(BLC_PWM_CTL2);
  790. if (ctl2 & BLM_PWM_ENABLE) {
  791. DRM_DEBUG_KMS("backlight already enabled\n");
  792. ctl2 &= ~BLM_PWM_ENABLE;
  793. I915_WRITE(BLC_PWM_CTL2, ctl2);
  794. }
  795. freq = panel->backlight.max;
  796. if (panel->backlight.combination_mode)
  797. freq /= 0xff;
  798. ctl = freq << 16;
  799. I915_WRITE(BLC_PWM_CTL, ctl);
  800. ctl2 = BLM_PIPE(pipe);
  801. if (panel->backlight.combination_mode)
  802. ctl2 |= BLM_COMBINATION_MODE;
  803. if (panel->backlight.active_low_pwm)
  804. ctl2 |= BLM_POLARITY_I965;
  805. I915_WRITE(BLC_PWM_CTL2, ctl2);
  806. POSTING_READ(BLC_PWM_CTL2);
  807. I915_WRITE(BLC_PWM_CTL2, ctl2 | BLM_PWM_ENABLE);
  808. intel_panel_actually_set_backlight(connector, panel->backlight.level);
  809. }
  810. static void vlv_enable_backlight(struct intel_connector *connector)
  811. {
  812. struct drm_device *dev = connector->base.dev;
  813. struct drm_i915_private *dev_priv = dev->dev_private;
  814. struct intel_panel *panel = &connector->panel;
  815. enum pipe pipe = intel_get_pipe_from_connector(connector);
  816. u32 ctl, ctl2;
  817. if (WARN_ON(pipe != PIPE_A && pipe != PIPE_B))
  818. return;
  819. ctl2 = I915_READ(VLV_BLC_PWM_CTL2(pipe));
  820. if (ctl2 & BLM_PWM_ENABLE) {
  821. DRM_DEBUG_KMS("backlight already enabled\n");
  822. ctl2 &= ~BLM_PWM_ENABLE;
  823. I915_WRITE(VLV_BLC_PWM_CTL2(pipe), ctl2);
  824. }
  825. ctl = panel->backlight.max << 16;
  826. I915_WRITE(VLV_BLC_PWM_CTL(pipe), ctl);
  827. /* XXX: combine this into above write? */
  828. intel_panel_actually_set_backlight(connector, panel->backlight.level);
  829. ctl2 = 0;
  830. if (panel->backlight.active_low_pwm)
  831. ctl2 |= BLM_POLARITY_I965;
  832. I915_WRITE(VLV_BLC_PWM_CTL2(pipe), ctl2);
  833. POSTING_READ(VLV_BLC_PWM_CTL2(pipe));
  834. I915_WRITE(VLV_BLC_PWM_CTL2(pipe), ctl2 | BLM_PWM_ENABLE);
  835. }
  836. static void bxt_enable_backlight(struct intel_connector *connector)
  837. {
  838. struct drm_device *dev = connector->base.dev;
  839. struct drm_i915_private *dev_priv = dev->dev_private;
  840. struct intel_panel *panel = &connector->panel;
  841. u32 pwm_ctl;
  842. pwm_ctl = I915_READ(BXT_BLC_PWM_CTL1);
  843. if (pwm_ctl & BXT_BLC_PWM_ENABLE) {
  844. DRM_DEBUG_KMS("backlight already enabled\n");
  845. pwm_ctl &= ~BXT_BLC_PWM_ENABLE;
  846. I915_WRITE(BXT_BLC_PWM_CTL1, pwm_ctl);
  847. }
  848. I915_WRITE(BXT_BLC_PWM_FREQ1, panel->backlight.max);
  849. intel_panel_actually_set_backlight(connector, panel->backlight.level);
  850. pwm_ctl = 0;
  851. if (panel->backlight.active_low_pwm)
  852. pwm_ctl |= BXT_BLC_PWM_POLARITY;
  853. I915_WRITE(BXT_BLC_PWM_CTL1, pwm_ctl);
  854. POSTING_READ(BXT_BLC_PWM_CTL1);
  855. I915_WRITE(BXT_BLC_PWM_CTL1, pwm_ctl | BXT_BLC_PWM_ENABLE);
  856. }
  857. static void pwm_enable_backlight(struct intel_connector *connector)
  858. {
  859. struct intel_panel *panel = &connector->panel;
  860. pwm_enable(panel->backlight.pwm);
  861. intel_panel_actually_set_backlight(connector, panel->backlight.level);
  862. }
  863. void intel_panel_enable_backlight(struct intel_connector *connector)
  864. {
  865. struct drm_device *dev = connector->base.dev;
  866. struct drm_i915_private *dev_priv = dev->dev_private;
  867. struct intel_panel *panel = &connector->panel;
  868. enum pipe pipe = intel_get_pipe_from_connector(connector);
  869. if (!panel->backlight.present)
  870. return;
  871. DRM_DEBUG_KMS("pipe %c\n", pipe_name(pipe));
  872. mutex_lock(&dev_priv->backlight_lock);
  873. WARN_ON(panel->backlight.max == 0);
  874. if (panel->backlight.level <= panel->backlight.min) {
  875. panel->backlight.level = panel->backlight.max;
  876. if (panel->backlight.device)
  877. panel->backlight.device->props.brightness =
  878. scale_hw_to_user(connector,
  879. panel->backlight.level,
  880. panel->backlight.device->props.max_brightness);
  881. }
  882. dev_priv->display.enable_backlight(connector);
  883. panel->backlight.enabled = true;
  884. if (panel->backlight.device)
  885. panel->backlight.device->props.power = FB_BLANK_UNBLANK;
  886. mutex_unlock(&dev_priv->backlight_lock);
  887. }
  888. #if IS_ENABLED(CONFIG_BACKLIGHT_CLASS_DEVICE)
  889. static int intel_backlight_device_update_status(struct backlight_device *bd)
  890. {
  891. struct intel_connector *connector = bl_get_data(bd);
  892. struct intel_panel *panel = &connector->panel;
  893. struct drm_device *dev = connector->base.dev;
  894. drm_modeset_lock(&dev->mode_config.connection_mutex, NULL);
  895. DRM_DEBUG_KMS("updating intel_backlight, brightness=%d/%d\n",
  896. bd->props.brightness, bd->props.max_brightness);
  897. intel_panel_set_backlight(connector, bd->props.brightness,
  898. bd->props.max_brightness);
  899. /*
  900. * Allow flipping bl_power as a sub-state of enabled. Sadly the
  901. * backlight class device does not make it easy to to differentiate
  902. * between callbacks for brightness and bl_power, so our backlight_power
  903. * callback needs to take this into account.
  904. */
  905. if (panel->backlight.enabled) {
  906. if (panel->backlight_power) {
  907. bool enable = bd->props.power == FB_BLANK_UNBLANK &&
  908. bd->props.brightness != 0;
  909. panel->backlight_power(connector, enable);
  910. }
  911. } else {
  912. bd->props.power = FB_BLANK_POWERDOWN;
  913. }
  914. drm_modeset_unlock(&dev->mode_config.connection_mutex);
  915. return 0;
  916. }
  917. static int intel_backlight_device_get_brightness(struct backlight_device *bd)
  918. {
  919. struct intel_connector *connector = bl_get_data(bd);
  920. struct drm_device *dev = connector->base.dev;
  921. struct drm_i915_private *dev_priv = dev->dev_private;
  922. u32 hw_level;
  923. int ret;
  924. intel_runtime_pm_get(dev_priv);
  925. drm_modeset_lock(&dev->mode_config.connection_mutex, NULL);
  926. hw_level = intel_panel_get_backlight(connector);
  927. ret = scale_hw_to_user(connector, hw_level, bd->props.max_brightness);
  928. drm_modeset_unlock(&dev->mode_config.connection_mutex);
  929. intel_runtime_pm_put(dev_priv);
  930. return ret;
  931. }
  932. static const struct backlight_ops intel_backlight_device_ops = {
  933. .update_status = intel_backlight_device_update_status,
  934. .get_brightness = intel_backlight_device_get_brightness,
  935. };
  936. static int intel_backlight_device_register(struct intel_connector *connector)
  937. {
  938. struct intel_panel *panel = &connector->panel;
  939. struct backlight_properties props;
  940. if (WARN_ON(panel->backlight.device))
  941. return -ENODEV;
  942. if (!panel->backlight.present)
  943. return 0;
  944. WARN_ON(panel->backlight.max == 0);
  945. memset(&props, 0, sizeof(props));
  946. props.type = BACKLIGHT_RAW;
  947. /*
  948. * Note: Everything should work even if the backlight device max
  949. * presented to the userspace is arbitrarily chosen.
  950. */
  951. props.max_brightness = panel->backlight.max;
  952. props.brightness = scale_hw_to_user(connector,
  953. panel->backlight.level,
  954. props.max_brightness);
  955. if (panel->backlight.enabled)
  956. props.power = FB_BLANK_UNBLANK;
  957. else
  958. props.power = FB_BLANK_POWERDOWN;
  959. /*
  960. * Note: using the same name independent of the connector prevents
  961. * registration of multiple backlight devices in the driver.
  962. */
  963. panel->backlight.device =
  964. backlight_device_register("intel_backlight",
  965. connector->base.kdev,
  966. connector,
  967. &intel_backlight_device_ops, &props);
  968. if (IS_ERR(panel->backlight.device)) {
  969. DRM_ERROR("Failed to register backlight: %ld\n",
  970. PTR_ERR(panel->backlight.device));
  971. panel->backlight.device = NULL;
  972. return -ENODEV;
  973. }
  974. DRM_DEBUG_KMS("Connector %s backlight sysfs interface registered\n",
  975. connector->base.name);
  976. return 0;
  977. }
  978. static void intel_backlight_device_unregister(struct intel_connector *connector)
  979. {
  980. struct intel_panel *panel = &connector->panel;
  981. if (panel->backlight.device) {
  982. backlight_device_unregister(panel->backlight.device);
  983. panel->backlight.device = NULL;
  984. }
  985. }
  986. #else /* CONFIG_BACKLIGHT_CLASS_DEVICE */
  987. static int intel_backlight_device_register(struct intel_connector *connector)
  988. {
  989. return 0;
  990. }
  991. static void intel_backlight_device_unregister(struct intel_connector *connector)
  992. {
  993. }
  994. #endif /* CONFIG_BACKLIGHT_CLASS_DEVICE */
  995. /*
  996. * Note: The setup hooks can't assume pipe is set!
  997. *
  998. * XXX: Query mode clock or hardware clock and program PWM modulation frequency
  999. * appropriately when it's 0. Use VBT and/or sane defaults.
  1000. */
  1001. static u32 get_backlight_min_vbt(struct intel_connector *connector)
  1002. {
  1003. struct drm_device *dev = connector->base.dev;
  1004. struct drm_i915_private *dev_priv = dev->dev_private;
  1005. struct intel_panel *panel = &connector->panel;
  1006. int min;
  1007. WARN_ON(panel->backlight.max == 0);
  1008. /*
  1009. * XXX: If the vbt value is 255, it makes min equal to max, which leads
  1010. * to problems. There are such machines out there. Either our
  1011. * interpretation is wrong or the vbt has bogus data. Or both. Safeguard
  1012. * against this by letting the minimum be at most (arbitrarily chosen)
  1013. * 25% of the max.
  1014. */
  1015. min = clamp_t(int, dev_priv->vbt.backlight.min_brightness, 0, 64);
  1016. if (min != dev_priv->vbt.backlight.min_brightness) {
  1017. DRM_DEBUG_KMS("clamping VBT min backlight %d/255 to %d/255\n",
  1018. dev_priv->vbt.backlight.min_brightness, min);
  1019. }
  1020. /* vbt value is a coefficient in range [0..255] */
  1021. return scale(min, 0, 255, 0, panel->backlight.max);
  1022. }
  1023. static int bdw_setup_backlight(struct intel_connector *connector, enum pipe unused)
  1024. {
  1025. struct drm_device *dev = connector->base.dev;
  1026. struct drm_i915_private *dev_priv = dev->dev_private;
  1027. struct intel_panel *panel = &connector->panel;
  1028. u32 pch_ctl1, pch_ctl2, val;
  1029. pch_ctl1 = I915_READ(BLC_PWM_PCH_CTL1);
  1030. panel->backlight.active_low_pwm = pch_ctl1 & BLM_PCH_POLARITY;
  1031. pch_ctl2 = I915_READ(BLC_PWM_PCH_CTL2);
  1032. panel->backlight.max = pch_ctl2 >> 16;
  1033. if (!panel->backlight.max)
  1034. return -ENODEV;
  1035. panel->backlight.min = get_backlight_min_vbt(connector);
  1036. val = bdw_get_backlight(connector);
  1037. panel->backlight.level = intel_panel_compute_brightness(connector, val);
  1038. panel->backlight.enabled = (pch_ctl1 & BLM_PCH_PWM_ENABLE) &&
  1039. panel->backlight.level != 0;
  1040. return 0;
  1041. }
  1042. static int pch_setup_backlight(struct intel_connector *connector, enum pipe unused)
  1043. {
  1044. struct drm_device *dev = connector->base.dev;
  1045. struct drm_i915_private *dev_priv = dev->dev_private;
  1046. struct intel_panel *panel = &connector->panel;
  1047. u32 cpu_ctl2, pch_ctl1, pch_ctl2, val;
  1048. pch_ctl1 = I915_READ(BLC_PWM_PCH_CTL1);
  1049. panel->backlight.active_low_pwm = pch_ctl1 & BLM_PCH_POLARITY;
  1050. pch_ctl2 = I915_READ(BLC_PWM_PCH_CTL2);
  1051. panel->backlight.max = pch_ctl2 >> 16;
  1052. if (!panel->backlight.max)
  1053. return -ENODEV;
  1054. panel->backlight.min = get_backlight_min_vbt(connector);
  1055. val = pch_get_backlight(connector);
  1056. panel->backlight.level = intel_panel_compute_brightness(connector, val);
  1057. cpu_ctl2 = I915_READ(BLC_PWM_CPU_CTL2);
  1058. panel->backlight.enabled = (cpu_ctl2 & BLM_PWM_ENABLE) &&
  1059. (pch_ctl1 & BLM_PCH_PWM_ENABLE) && panel->backlight.level != 0;
  1060. return 0;
  1061. }
  1062. static int i9xx_setup_backlight(struct intel_connector *connector, enum pipe unused)
  1063. {
  1064. struct drm_device *dev = connector->base.dev;
  1065. struct drm_i915_private *dev_priv = dev->dev_private;
  1066. struct intel_panel *panel = &connector->panel;
  1067. u32 ctl, val;
  1068. ctl = I915_READ(BLC_PWM_CTL);
  1069. if (IS_GEN2(dev) || IS_I915GM(dev) || IS_I945GM(dev))
  1070. panel->backlight.combination_mode = ctl & BLM_LEGACY_MODE;
  1071. if (IS_PINEVIEW(dev))
  1072. panel->backlight.active_low_pwm = ctl & BLM_POLARITY_PNV;
  1073. panel->backlight.max = ctl >> 17;
  1074. if (panel->backlight.combination_mode)
  1075. panel->backlight.max *= 0xff;
  1076. if (!panel->backlight.max)
  1077. return -ENODEV;
  1078. panel->backlight.min = get_backlight_min_vbt(connector);
  1079. val = i9xx_get_backlight(connector);
  1080. panel->backlight.level = intel_panel_compute_brightness(connector, val);
  1081. panel->backlight.enabled = panel->backlight.level != 0;
  1082. return 0;
  1083. }
  1084. static int i965_setup_backlight(struct intel_connector *connector, enum pipe unused)
  1085. {
  1086. struct drm_device *dev = connector->base.dev;
  1087. struct drm_i915_private *dev_priv = dev->dev_private;
  1088. struct intel_panel *panel = &connector->panel;
  1089. u32 ctl, ctl2, val;
  1090. ctl2 = I915_READ(BLC_PWM_CTL2);
  1091. panel->backlight.combination_mode = ctl2 & BLM_COMBINATION_MODE;
  1092. panel->backlight.active_low_pwm = ctl2 & BLM_POLARITY_I965;
  1093. ctl = I915_READ(BLC_PWM_CTL);
  1094. panel->backlight.max = ctl >> 16;
  1095. if (panel->backlight.combination_mode)
  1096. panel->backlight.max *= 0xff;
  1097. if (!panel->backlight.max)
  1098. return -ENODEV;
  1099. panel->backlight.min = get_backlight_min_vbt(connector);
  1100. val = i9xx_get_backlight(connector);
  1101. panel->backlight.level = intel_panel_compute_brightness(connector, val);
  1102. panel->backlight.enabled = (ctl2 & BLM_PWM_ENABLE) &&
  1103. panel->backlight.level != 0;
  1104. return 0;
  1105. }
  1106. static int vlv_setup_backlight(struct intel_connector *connector, enum pipe pipe)
  1107. {
  1108. struct drm_device *dev = connector->base.dev;
  1109. struct drm_i915_private *dev_priv = dev->dev_private;
  1110. struct intel_panel *panel = &connector->panel;
  1111. enum pipe p;
  1112. u32 ctl, ctl2, val;
  1113. for_each_pipe(dev_priv, p) {
  1114. u32 cur_val = I915_READ(VLV_BLC_PWM_CTL(p));
  1115. /* Skip if the modulation freq is already set */
  1116. if (cur_val & ~BACKLIGHT_DUTY_CYCLE_MASK)
  1117. continue;
  1118. cur_val &= BACKLIGHT_DUTY_CYCLE_MASK;
  1119. I915_WRITE(VLV_BLC_PWM_CTL(p), (0xf42 << 16) |
  1120. cur_val);
  1121. }
  1122. if (WARN_ON(pipe != PIPE_A && pipe != PIPE_B))
  1123. return -ENODEV;
  1124. ctl2 = I915_READ(VLV_BLC_PWM_CTL2(pipe));
  1125. panel->backlight.active_low_pwm = ctl2 & BLM_POLARITY_I965;
  1126. ctl = I915_READ(VLV_BLC_PWM_CTL(pipe));
  1127. panel->backlight.max = ctl >> 16;
  1128. if (!panel->backlight.max)
  1129. return -ENODEV;
  1130. panel->backlight.min = get_backlight_min_vbt(connector);
  1131. val = _vlv_get_backlight(dev, pipe);
  1132. panel->backlight.level = intel_panel_compute_brightness(connector, val);
  1133. panel->backlight.enabled = (ctl2 & BLM_PWM_ENABLE) &&
  1134. panel->backlight.level != 0;
  1135. return 0;
  1136. }
  1137. static int
  1138. bxt_setup_backlight(struct intel_connector *connector, enum pipe unused)
  1139. {
  1140. struct drm_device *dev = connector->base.dev;
  1141. struct drm_i915_private *dev_priv = dev->dev_private;
  1142. struct intel_panel *panel = &connector->panel;
  1143. u32 pwm_ctl, val;
  1144. pwm_ctl = I915_READ(BXT_BLC_PWM_CTL1);
  1145. panel->backlight.active_low_pwm = pwm_ctl & BXT_BLC_PWM_POLARITY;
  1146. panel->backlight.max = I915_READ(BXT_BLC_PWM_FREQ1);
  1147. if (!panel->backlight.max)
  1148. return -ENODEV;
  1149. val = bxt_get_backlight(connector);
  1150. panel->backlight.level = intel_panel_compute_brightness(connector, val);
  1151. panel->backlight.enabled = (pwm_ctl & BXT_BLC_PWM_ENABLE) &&
  1152. panel->backlight.level != 0;
  1153. return 0;
  1154. }
  1155. static int pwm_setup_backlight(struct intel_connector *connector,
  1156. enum pipe pipe)
  1157. {
  1158. struct drm_device *dev = connector->base.dev;
  1159. struct intel_panel *panel = &connector->panel;
  1160. int retval;
  1161. /* Get the PWM chip for backlight control */
  1162. panel->backlight.pwm = pwm_get(dev->dev, "pwm_backlight");
  1163. if (IS_ERR(panel->backlight.pwm)) {
  1164. DRM_ERROR("Failed to own the pwm chip\n");
  1165. panel->backlight.pwm = NULL;
  1166. return -ENODEV;
  1167. }
  1168. retval = pwm_config(panel->backlight.pwm, CRC_PMIC_PWM_PERIOD_NS,
  1169. CRC_PMIC_PWM_PERIOD_NS);
  1170. if (retval < 0) {
  1171. DRM_ERROR("Failed to configure the pwm chip\n");
  1172. pwm_put(panel->backlight.pwm);
  1173. panel->backlight.pwm = NULL;
  1174. return retval;
  1175. }
  1176. panel->backlight.min = 0; /* 0% */
  1177. panel->backlight.max = 100; /* 100% */
  1178. panel->backlight.level = DIV_ROUND_UP(
  1179. pwm_get_duty_cycle(panel->backlight.pwm) * 100,
  1180. CRC_PMIC_PWM_PERIOD_NS);
  1181. panel->backlight.enabled = panel->backlight.level != 0;
  1182. return 0;
  1183. }
  1184. int intel_panel_setup_backlight(struct drm_connector *connector, enum pipe pipe)
  1185. {
  1186. struct drm_device *dev = connector->dev;
  1187. struct drm_i915_private *dev_priv = dev->dev_private;
  1188. struct intel_connector *intel_connector = to_intel_connector(connector);
  1189. struct intel_panel *panel = &intel_connector->panel;
  1190. int ret;
  1191. if (!dev_priv->vbt.backlight.present) {
  1192. if (dev_priv->quirks & QUIRK_BACKLIGHT_PRESENT) {
  1193. DRM_DEBUG_KMS("no backlight present per VBT, but present per quirk\n");
  1194. } else {
  1195. DRM_DEBUG_KMS("no backlight present per VBT\n");
  1196. return 0;
  1197. }
  1198. }
  1199. /* set level and max in panel struct */
  1200. mutex_lock(&dev_priv->backlight_lock);
  1201. ret = dev_priv->display.setup_backlight(intel_connector, pipe);
  1202. mutex_unlock(&dev_priv->backlight_lock);
  1203. if (ret) {
  1204. DRM_DEBUG_KMS("failed to setup backlight for connector %s\n",
  1205. connector->name);
  1206. return ret;
  1207. }
  1208. panel->backlight.present = true;
  1209. DRM_DEBUG_KMS("Connector %s backlight initialized, %s, brightness %u/%u\n",
  1210. connector->name,
  1211. panel->backlight.enabled ? "enabled" : "disabled",
  1212. panel->backlight.level, panel->backlight.max);
  1213. return 0;
  1214. }
  1215. void intel_panel_destroy_backlight(struct drm_connector *connector)
  1216. {
  1217. struct intel_connector *intel_connector = to_intel_connector(connector);
  1218. struct intel_panel *panel = &intel_connector->panel;
  1219. /* dispose of the pwm */
  1220. if (panel->backlight.pwm)
  1221. pwm_put(panel->backlight.pwm);
  1222. panel->backlight.present = false;
  1223. }
  1224. /* Set up chip specific backlight functions */
  1225. void intel_panel_init_backlight_funcs(struct drm_device *dev)
  1226. {
  1227. struct drm_i915_private *dev_priv = dev->dev_private;
  1228. if (IS_BROXTON(dev)) {
  1229. dev_priv->display.setup_backlight = bxt_setup_backlight;
  1230. dev_priv->display.enable_backlight = bxt_enable_backlight;
  1231. dev_priv->display.disable_backlight = bxt_disable_backlight;
  1232. dev_priv->display.set_backlight = bxt_set_backlight;
  1233. dev_priv->display.get_backlight = bxt_get_backlight;
  1234. } else if (IS_BROADWELL(dev) || IS_SKYLAKE(dev)) {
  1235. dev_priv->display.setup_backlight = bdw_setup_backlight;
  1236. dev_priv->display.enable_backlight = bdw_enable_backlight;
  1237. dev_priv->display.disable_backlight = pch_disable_backlight;
  1238. dev_priv->display.set_backlight = bdw_set_backlight;
  1239. dev_priv->display.get_backlight = bdw_get_backlight;
  1240. } else if (HAS_PCH_SPLIT(dev)) {
  1241. dev_priv->display.setup_backlight = pch_setup_backlight;
  1242. dev_priv->display.enable_backlight = pch_enable_backlight;
  1243. dev_priv->display.disable_backlight = pch_disable_backlight;
  1244. dev_priv->display.set_backlight = pch_set_backlight;
  1245. dev_priv->display.get_backlight = pch_get_backlight;
  1246. } else if (IS_VALLEYVIEW(dev)) {
  1247. if (dev_priv->vbt.has_mipi) {
  1248. dev_priv->display.setup_backlight = pwm_setup_backlight;
  1249. dev_priv->display.enable_backlight = pwm_enable_backlight;
  1250. dev_priv->display.disable_backlight = pwm_disable_backlight;
  1251. dev_priv->display.set_backlight = pwm_set_backlight;
  1252. dev_priv->display.get_backlight = pwm_get_backlight;
  1253. } else {
  1254. dev_priv->display.setup_backlight = vlv_setup_backlight;
  1255. dev_priv->display.enable_backlight = vlv_enable_backlight;
  1256. dev_priv->display.disable_backlight = vlv_disable_backlight;
  1257. dev_priv->display.set_backlight = vlv_set_backlight;
  1258. dev_priv->display.get_backlight = vlv_get_backlight;
  1259. }
  1260. } else if (IS_GEN4(dev)) {
  1261. dev_priv->display.setup_backlight = i965_setup_backlight;
  1262. dev_priv->display.enable_backlight = i965_enable_backlight;
  1263. dev_priv->display.disable_backlight = i965_disable_backlight;
  1264. dev_priv->display.set_backlight = i9xx_set_backlight;
  1265. dev_priv->display.get_backlight = i9xx_get_backlight;
  1266. } else {
  1267. dev_priv->display.setup_backlight = i9xx_setup_backlight;
  1268. dev_priv->display.enable_backlight = i9xx_enable_backlight;
  1269. dev_priv->display.disable_backlight = i9xx_disable_backlight;
  1270. dev_priv->display.set_backlight = i9xx_set_backlight;
  1271. dev_priv->display.get_backlight = i9xx_get_backlight;
  1272. }
  1273. }
  1274. int intel_panel_init(struct intel_panel *panel,
  1275. struct drm_display_mode *fixed_mode,
  1276. struct drm_display_mode *downclock_mode)
  1277. {
  1278. panel->fixed_mode = fixed_mode;
  1279. panel->downclock_mode = downclock_mode;
  1280. return 0;
  1281. }
  1282. void intel_panel_fini(struct intel_panel *panel)
  1283. {
  1284. struct intel_connector *intel_connector =
  1285. container_of(panel, struct intel_connector, panel);
  1286. if (panel->fixed_mode)
  1287. drm_mode_destroy(intel_connector->base.dev, panel->fixed_mode);
  1288. if (panel->downclock_mode)
  1289. drm_mode_destroy(intel_connector->base.dev,
  1290. panel->downclock_mode);
  1291. }
  1292. void intel_backlight_register(struct drm_device *dev)
  1293. {
  1294. struct intel_connector *connector;
  1295. list_for_each_entry(connector, &dev->mode_config.connector_list, base.head)
  1296. intel_backlight_device_register(connector);
  1297. }
  1298. void intel_backlight_unregister(struct drm_device *dev)
  1299. {
  1300. struct intel_connector *connector;
  1301. list_for_each_entry(connector, &dev->mode_config.connector_list, base.head)
  1302. intel_backlight_device_unregister(connector);
  1303. }